Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
1999-01-29
2002-07-23
Munson, Gene M. (Department: 2811)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257S316000, C257S344000
Reexamination Certificate
active
06424008
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a technique for fabricating a semiconductor device such as a semiconductor integrated circuit in which a doping process is incorporated, and it relates also to a semiconductor device (element) fabricated by the same technique.
2. Prior Art
Diffusion and ion implantation processes are the conventionally known processes practiced in the art for doping impurities. Diffusion process comprises heating the semiconductor under an atmosphere of high temperature in the range of from 500 to 1,200° C. to allow impurities to diffuse inside the semiconductor. Ion implantation comprises accelerating ionized impurities in an electric field, and bombarding the desired portions of the semiconductor with the thus accelerated ions. However, the ion implantation process causes considerable damage to the crystal structure due to the high energy ions bombarded to the semiconductor, and leaves the semiconductor in an amorphous state or a state similar thereto. Accordingly, the above diffusion process or a thermal treatment equivalent thereto is necessary to recover the crystal from the considerably impaired electrical properties. The ion implantation process is indispensable in fabricating VLSI (very large scale integration) and ULSI (ultra large scale integration), because the impurity concentration can be more easily controlled by this process as compared with the diffusion process.
The ion implantation process, however, is not completely free of problems. The problem to be considered first is how to control the diffusion of the implanted ions. This problem is particularly serious in the so-called quarter-micron devices, in which the design requires a rule of 0.5 &mgr;m or less in width. Recently, the formation of a shallow impurity-diffused domain (diffusion region) is further required. However, it is difficult to form a shallow diffusion region of 0.1 &mgr;m or less in depth with sufficient reproducibility. The above problems are discussed in further detail below referring to FIG.
2
.
The first problem above occurs because the ions implanted into the semiconductor by ion implantation diffuse along the sides due to secondary scattering, and because the ions extend thermally around the bombarded portion during the thermal treatment. These effects were of no problem in the conventional processes in which the design rule (typically the width of a gate contact of a MOSFET) was still in the range of 1.0 &mgr;m or more. However, with a rule below 1.0 &mgr;m, the diffusion portion which forms due to the above effect then accounts for a larger area as compared with the width of the gate contact. Referring to FIG.
2
(A), a gate contact
205
then geometrically overlaps diffusion regions (source and drain)
202
and
203
. Such an overlap may form a parasitic capacitance for the gate contact and the source and drain, to result in lowering of the operation speed.
The second problem occurs due to roughly classified two reasons. One is attributed to the thermal diffusion similar to the case pointed in the above first problem. This makes it difficult to reduce the diffusion region to a thickness of 0.1 &mgr;m or less. The other is due to the channeling effect which accompanies the ion implantation, and is particularly distinct when a crystalline semiconductor is used. That is, the ions incident vertical to the crystal plane pass without being scattered as to reach a deep portion inside the substrate.
To circumvent the channeling effect, the ion implantation in the conventional processes was performed by taking an incident angle of several degrees with respect to the crystal plane. However, there had been cases in which the orbit of the ions was bent inside the semiconductor to incidentally match with the channeling condition. Then, the ions penetrate deep into the substrate as shown in FIG.
2
(B). When ion implantation is performed on a polycrystalline semiconductor, on the other hand, the ions then accommodate themselves at various depth levels because the crystal planes are randomly distributed in a polycrystalline semiconductor.
Furthermore, other problems are encountered when a polycrystalline semiconductor is used. In a polycrystalline semiconductor, the doped impurities tend to undergo thermal diffusion along the grain boundaries between the crystals. Accordingly, as shown in FIG.
2
(C), a uniform doping is not feasible for a polycrystalline semiconductor. These problems remains unsolved as long as a conventional process of ion implantation with recrystallization by heat treatment is taken. As a matter of course, a diffusion process is far from being a solution to the problem.
A problem to be solved by the present invention is to prevent impurities from being diffused along the lateral sides. Another problem to be solved by the present invention is to control the diffusion of the impurities within a depth of 0.1 &mgr;m, and preferably within 50 nm. An object of the present invention is to provide a solution for either or both of the problems above, using a single crystal or a polycrystalline semiconductor, or any semiconductor material similar thereto. As a result, the present invention enables stable fabrication of a MOS device having a channel length of 1.0 &mgr;m or shorter, and typically, such having a channel length in the range of from 0.1 to 0.3 &mgr;m.
SUMMARY OF THE INVENTION
The present invention provides a laser doping process for incorporating impurities into a semiconductor substrate, which comprises irradiating a laser operated in a pulsed mode to the surface of a semiconductor substrate in an atmosphere containing a high purity reactive gas (impurity gas) for imparting a conductive type to the semiconductor substrate and a relatively stable gas such as hydrogen, fluorine, helium, and argon as a diluent. This process allows the substrate to be impurity-doped only in an extremely thin portion of the surface, because the impurities at the vicinity of the surface of the semiconductor react with the surface of the semiconductor or are decomposed when the substrate is heated instantaneously. The thickness of the doped portion can be made as thin as 0.1 &mgr;m or less, though depending on the temperature at which the surface of the substrate is maintained.
In the reaction above of the impurity gases with the surface of the semiconductor substrate, the thermal diffusion of the impurities can be substantially prevented by irradiating laser in pulses 1 &mgr;sec or less in pulse width, and preferably, in pulses 100 nsec or less in width. Unlike the conventional ion implantation processes, no channeling nor secondary scattering occurs in the process according to the present invention. Accordingly, an extremely ideal diffusion region can be formed as shown in FIG.
1
(A) with a depth profile of impurity distribution shown in FIG.
1
(B). It can be seen that the impurities are concentrated only in the desired depth. The impurities are distributed also in the lateral direction in a strict sense, however, the extent of distribution is typically in a practically negligible size of smaller than 50 nm.
Furthermore, as shown in FIG.
1
(C), the diffusion region can be kept free from the influence of grain boundaries, because no thermal effect is cast on any semiconductor material having grain boundaries. In addition, impurities can be diffused in a never realized high concentration because heating in the process according to the present invention is effected in a thermal disequilibrium state using laser in a pulsed operation mode.
REFERENCES:
patent: 4766088 (1988-08-01), Kono et al.
patent: 4780424 (1988-10-01), Holler et al.
patent: 4861730 (1989-08-01), Hsia et al.
patent: 4972371 (1990-11-01), Komori et al.
patent: 5021848 (1991-06-01), Chiu
patent: 5045901 (1991-09-01), Komori et al.
patent: 5106776 (1992-04-01), Shen et al.
patent: 5114876 (1992-05-01), Weiner
patent: 5153146 (1992-10-01), Toyoshima et al.
patent: 5158903 (1992-10-01), Hori et al.
patent: 5180690 (1993-01-01), Czubatyj et al.
patent: 5202576 (1
Takemura Yasuhiko
Yamazaki Shunpei
Munson Gene M.
Nixon & Peabody LLP
Robinson Eric J.
Semiconductor Energy Laboratory Co,. Ltd.
LandOfFree
Memory device having a floating gate does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory device having a floating gate, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory device having a floating gate will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2864550