Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Of specified material other than unalloyed aluminum
Reexamination Certificate
2001-01-29
2002-09-03
Chaudhuri, Olik (Department: 2813)
Active solid-state devices (e.g., transistors, solid-state diode
Combined with electrical contact or lead
Of specified material other than unalloyed aluminum
C257S759000, C257S762000, C257S763000, C438S623000, C438S687000
Reexamination Certificate
active
06445070
ABSTRACT:
TECHNICAL FIELD
The present invention relates generally to semiconductors and more specifically to diffusion barrier in semiconductor processing.
BACKGROUND ART
In the manufacture of integrated circuits, after the individual devices, such as the transistors, have been fabricated in the silicon substrate, they must be connected together to perform the desired circuit functions. This interconnection process is generally called “revitalization”, and is performed using a number of different photolithographic and deposition techniques.
In one interconnection process, which is called a “single inlaid” technique, channels of conductor material are deposited in a channel dielectric layer. The process starts with the placement of a first channel dielectric layer, which is typically an oxide layer, over the semiconductor devices. A first inlaid step photoresist is then placed over the oxide layer and is photolithographically processed to form the pattern of the first channels. An anisotropic oxide etch is then used to etch out the channel oxide layer to form the first channel openings. The inlaid step photoresist is stripped and an optional thin adhesion layer is deposited to coat the walls of the first channel opening to ensure good adhesion and electrical contact of subsequent layers to the underlying semiconductor devices. A barrier layer is then deposited on the adhesion layer improve the formation of subsequently deposited conductor material and to act as a barrier material to prevent diffusion of such conductor material into the oxide layer and the semiconductor devices. A first conductor material is then deposited and subjected to a chemical-mechanical polishing process which removes the first conductor material above the first channel oxide layer and inlays the first conductor material in the first channel openings to form the first channels.
In another interconnection process, which is called a “dual inlaid” technique, vias and channels are formed at the same time. The via formation step of the dual inlaid process starts with the deposition of a thin stop nitride over the first channels and the first channel oxide layer. Subsequently, a separating oxide layer is deposited on the stop nitride. This is followed by deposition of a thin via nitride. Then a via step photoresist is used in a photolithographic process to designate via areas over the first channels.
A nitride etch is then used to etch out the via areas in the via nitride. The via step photoresist is then removed, or stripped. A second channel dielectric layer, which is typically an oxide layer, is then deposited over the via nitride and the exposed oxide in the via area of the via nitride. A second inlaid step photoresist is placed over the second channel oxide layer and is photolithographically processed to form the pattern of the second channels. An anisotropic oxide etch is then used to etch the second channel oxide layer to form the second channel openings and, during the same etching process to etch the via areas down to the thin stop nitride layer above the first channels to form the via openings. The inlaid photoresist is then removed, and a nitride etch process removes the nitride above the first channels in the via areas. An adhesion layer is often deposited to coat the via openings and the second channel openings. Next, a barrier layer is deposited on the adhesion layer, and the two layers are collectively referred to as the barrier layer. This is followed by a deposition of the second conductor material in the second channel openings and the via openings to form the second channel and the via. A second chemical mechanical polishing process leaves the two vertically separated, horizontally perpendicular channels connected by vias.
The use of the single and dual inlaid techniques eliminate metal etch and dielectric gap fill steps typically used in the metallization process. The elimination of metal etch steps is important as the semiconductor industry moves from aluminum to other metallization materials, such as copper, which are very difficult to etch.
One drawback of using copper as the conductor material is that copper diffuses rapidly through various materials. Unlike aluminum, copper also diffuses through inter layer dielectric materials, such as silicon oxide. When copper diffuses through interlayer dielectric layers, it can cause leakage to neighboring interconnect lines on the semiconductor substrate. To prevent diffusion, highly diffusion resistive barrier materials, such as tantalum, titanium, tungsten, their nitrides, and combinations thereof, are used as barrier materials.
After deposition of the barrier layer, a seed layer of conductor material, such as copper, is deposited by an ion metal plasma (IMP) deposition, chemical vapor deposition (CVD), or an electroless plating process. This seed layer is subsequently used as one electrode in an electroplating process which deposits the conductor material which completely fills the channels and vias.
One problem is that current barrier materials typically are very high in resistance, which will defeat the purpose of using high conductivity materials, such as copper, which is desirable for high speed and good interconnections.
Another problem with current barrier materials is that the interface between barrier and the conductor material is not very strong, and this permits electromigration (EM) of conductor material to occur which results in void formation and reliability problems.
A solution to these problems has been long sought but has eluded those skilled in the art.
DISCLOSURE OF THE INVENTION
The present invention provides an integrated circuit having a semiconductor substrate with a semiconductor device and a device dielectric layer formed on the semiconductor substrate. A channel dielectric layer on the device dielectric layer has a channel opening, a barrier layer lining the channel opening, and a conductor core filling the channel opening. The barrier layer contains an element reacting with both the channel dielectric layer and the conductor core whereby the barrier layer forms a coherent barrier to diffusion of the material of the conductor core to the channel dielectric layer. The coherent barrier provides a bond which blocks surface diffusion and permits conductor core to conductor core diffusion. This also causes the barrier layer to be self-aligning in the channel opening.
The present invention further provides a method for manufacturing an integrated circuit having a semiconductor substrate with a semiconductor device. A device dielectric layer is formed on the semiconductor substrate and a channel dielectric layer is formed on the device dielectric layer. A channel opening is formed in the channel dielectric layer, and a barrier layer is deposited to line the channel opening. A conductor core is deposited to fill the channel opening. A barrier layer is deposited which contains an element capable of reacting during thermal treatment with both the conductor core and the channel dielectric layer to form a barrier to diffusion of the material of the conductor core to the channel dielectric layer. The barrier layer reacts with the conductor core and the channel dielectric layer to form a compound which provides a bond which blocks surface diffusion and permits conductor core to conductor core diffusion. This also allows the barrier layer deposition to be self-aligning in the channel opening.
The present invention provides an integrated circuit and method of manufacture which utilizes a material selected from a group consisting of zirconium (Zr), tantalum (Ta), titanium (Ti), tungsten (W), and combinations thereof in combination with low dielectric constant dielectric materials, which provide self-aligned barrier layers, increase conductivity in equally sized channels over the prior art, and provide comparable diffusion resistance at thinner barrier thicknesses than the prior art.
The above and additional advantages of the present invention will become apparent to those skilled in the art from a reading of the following detailed description w
Marathe Amit P.
Ngo Minh Van
Prangrle Suzette K.
Wang Pin-Chin Connie
Advanced Micro Devices , Inc.
Chaudhuri Olik
Ishimaru Mikio
Kielin Erik
LandOfFree
Coherent carbide diffusion barrier for integrated circuit... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Coherent carbide diffusion barrier for integrated circuit..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Coherent carbide diffusion barrier for integrated circuit... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2858155