Static information storage and retrieval – Read/write circuit – Including level shift or pull-up circuit
Reexamination Certificate
2000-04-11
2002-09-03
Phan, Trong (Department: 2818)
Static information storage and retrieval
Read/write circuit
Including level shift or pull-up circuit
C365S203000
Reexamination Certificate
active
06445621
ABSTRACT:
BACKGROUND OF THE INVENTION
A semiconductor memory unit is a collection of storage cells together with associated circuits needed to transfer information (data) in and out of the device. Two basic types of semiconductor memories are nonvolatile, of which a ROM (read-only memory) is typical, and volatile, of which a RAM (random access memory) is typical.
In ROM, data is permanently or semi-permanently stored and can be read at any time. In a ROM in which the data are permanently stored, data is either manufactured into the device or programmed into the device and cannot be altered. In a ROM in which the data are semi-permanently stored, the data can be altered by special methods, such as by exposure to ultraviolet light or by electrical means. ROM write operations require special methods.
RAM is memory that has both read and write capabilities. RAM circuits generally come in two forms. The first form of RAM is known as a static RAM circuit (“SRAM”). A primary characteristic of an SRAM circuit is that the circuit has latches in which data may be indefinitely retained, provided power is connected to the circuit. The second form of RAM is known as a dynamic RAM circuit (“DRAM”). A primary characteristic of a DRAM circuit is that the circuit uses charge storing elements, such as capacitors, to retain the stored data in the storage locations, and the circuit must periodically refresh its data to retain it.
A conventional computer or processor has internal (or main) RAM. The computer can manipulate data only when it is in the main memory. Every program executed and file accessed must be copied from a storage device into main memory. After program or file data manipulation or utilization is complete, the RAM bits that comprise that data may be erased or overwritten by another program or file. Thus, the amount of main memory on a computer is important, as it determines how many programs can be executed at one time and how much data can be readily available to a program.
One restraint on computer memory (ROM or RAM) capacity is the physical dimensions of a disk or chip. RAM capacity is limited also by power, heat, and manufacturing limitation constraints. Because a single chip may store millions of bits of data, simplification of chip circuitry for processing bits in and out of ROM and RAM is highly desired.
The communication between a memory and its environment is achieved through data input and/or output lines, address selection lines, and control lines that specify the direction of transfer. In a conventional memory circuit, data is stored in a plurality of storage locations arranged as an array (or a group of sub-arrays) of memory cells. Each storage location is identified by an address, which might include both a row identifier and a column identifier. In conventional memory circuits, internal data lines transfer the data to the storage locations during a write cycle and transfer the data from the storage locations during a read cycle.
A simplified overview of a prior art read cycle will now be described. Three generalized components of a prior art read cycle are represented in FIG.
1
. Memory cell
10
is one of the thousands or millions of storage locations within a memory
12
. While each storage location may accommodate one or more bits, to simplify the present discussion, it will be assumed that memory cell
10
has only one bit. For purposes of this discussion, it may be assumed that the proper addressing and control signals have been activated for accessing the contents of memory cell
10
.
As is well known by those skilled in the art, bit data processing must occur within predetermined timing specifications. The rate of bit processing not only affects the overall speed of the processor, but bits sequentially occupy the same processing components and lines. Thus, it is desirable to have fast bit data processing speeds. Typically, however, the magnitude of the charge stored for representing a bit in memory storage is too low to quickly drive output circuits. Consequently, circuitry has been incorporated into memory chips to increase the speed of data read cycles. To ameliorate the aforementioned processing speed and power constraints, read processing circuitry
14
has been incorporated in memory chips for processing bit data to external circuitry
18
. Generally, such circuitry has been devised for quickly detecting the status of the bit, i.e., “0” or “1”, and for responsively providing a bit status data signal that can quickly and accurately be detected by the external circuitry.
Prior art read processing circuitry
14
has included transposing the bit data as represented in the memory cell bank to a format that is more suitable for processing. One such format represents data (0 or 1) on dual data lines, A and B, as follows:
BIT
“A” line
“B” line
0
HIGH
LOW
1
LOW
HIGH
In this example, the signals on lines A and B are processed in parallel from a data line to a latch. The latch receives the signals on lines A and B at latch inputs and responsively provides output signals on output lines A and B. The signals on the output lines are preferably driven HIGH by the system power source and driven LOW by system ground, thus providing relatively strong output signals to the external circuitry.
In the dual data line embodiment discussed above, it has long been known in the art that there are advantages to “equalizing” the data lines and latch nodes using data line equalization circuitry and latch node equalization circuitry. Equalization ensures that data lines begin at the same potential, thereby preconditioning the lines for the application of opposite (e.g., high or low) bit representation voltages. Thus, received data bit signals will be detected quickly and accurately. It has been recognized in the prior art that these and other advantages are realized by equalizing the data latch input nodes, which receive on the “A” line and the “B” line high and low data bit signals and responsively provide HIGH and LOW output signals.
In the prior art, the data latch nodes and/or the data lines are equilibrated by pre-charging both the latch nodes and the data lines to the same voltage magnitude. Typically, the latch nodes and data lines are both temporarily connected to a voltage source, such as the chip power supply. In this example, the data lines and latch nodes are charged to VCC and then isolated from the chip power supply. The equilibrated data lines (“A” and “B”) receive the bit data signals, which are thereafter (in accord with processor timing specifications) provided to the equilibrated data latch nodes.
An improvement to the prior art equilibrating technique described above is disclosed in U.S. provisional patent application No. 60/185,300 (Two Phase Charge-Sharing Data Latch for Memory Circuit), filed Feb. 28, 2000, hereby incorporated herein by reference. In the data read circuit disclosed therein, the data latch nodes are equilibrated, but not through a direct connection to a power source. Rather, each latch node is equilibrated by sharing the charge of its respective pre-charged data line. Specifically, the data lines, while isolated from the latch nodes, are equilibrated to VCC as discussed above. Prior to the application of bit data on the data lines, a switch is activated so that each latch node is electrically connected to its respective data line. The capacitance of each latch node relative to its respective data line provides a charge sharing scheme through which the latch nodes are equilibrated to VCC.
In another, more sophisticated data line and latch node design, the data lines and latch nodes are pre-charged to a voltage magnitude other than VCC, referred to herein as VCCI. That is, the external voltage source magnitude and the internal voltage source magnitude are not equivalent. In this variation, VCC and VCCI are preferably generated from a voltage down converter supplied by a supply voltage VCCX. For outputting bit data, however, the latch nodes are still driven to VCC and VSS. Thus, this design includes an internal level shift between VCC and VCCI. One advant
Cook Alex McFarron Manzo Cummings & Mehler, Ltd.
Mosel Vitelic Inc.
Phan Trong
LandOfFree
Dynamic data amplifier with built-in voltage level shifting does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dynamic data amplifier with built-in voltage level shifting, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dynamic data amplifier with built-in voltage level shifting will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2857431