Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – On insulating substrate or layer
Reexamination Certificate
2001-02-05
2002-05-07
Christianson, Keith (Department: 2813)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
On insulating substrate or layer
Reexamination Certificate
active
06383851
ABSTRACT:
FIELD OF THE INVENTION
This invention relates to semiconductor fabrication processing and more particularly to a method for forming large grain polysilicon films for semiconductor structures, such as thin film transistors used in random access memories.
BACKGROUND OF THE INVENTION
In current technology to fabricate thin film field effect transistors, an intrinsic silicon film, ideally having high charge carrier mobility, is needed for the transistor channel. The conventional approach to obtain such a film is to anneal an amorphous silicon film either by rapid thermal annealing step or by low temperature furnace annealing, which requires considerable processing time. The resultant film has a large grain size and therefore the acceptable carrier mobility needed for the device. However, this approach requires a high temperature process in the case of rapid thermal anneal or long processing time in the case of furnace anneal. The high temperature should be avoided in most thin film transistor fabrication because of the extensive use of metal electrodes. The long processing time is not desired due to the slow through put required for each wafer to be processed.
A major problem that must be overcome is that the thin film transistor is formed after the metal lines of the memory device have been fabricated. Once metal lines are formed, the subsequent fabrication steps that follow must stay below the re-flow temperature, or melting point, of the metal used. The present invention discloses a method to form very-large grain silicon as a way to increase charge carrier mobility of a thin film transistor pullup device, while avoiding high temperatures and long annealing times.
SUMMARY OF THE INVENTION
Exemplary implementations of the present invention comprise processes for forming a large grain silicon film for use in a semiconductor assembly. The process first forms hemispherical grain (HSG) silicon over a semiconductor assembly substrate by deposition of HSG silicon directly, or by converting an amorphous silicon layer seeded with silicon nucleation sites into HSG silicon by annealing. Next, an amorphous silicon layer is formed directly on the hemispherical silicon grain surface. Next, an anneal step is performed to cause the amorphous silicon layer to convert into large silicon grains that use the hemispherical grain silicon as a base.
REFERENCES:
patent: 5418180 (1995-05-01), Brown
patent: 5529937 (1996-06-01), Zhang et al.
patent: 5721171 (1998-02-01), Ping et al.
patent: 6046083 (2000-04-01), Lin et al.
patent: 6049106 (2000-04-01), Forbes
Singh et al., “Novel method for the formation of of large grained, silicon thin films on amorphous surface”, J. Electrochem. Soc., vol. 145, No. 11, pp. 3963-3966, 1998.
LandOfFree
Method to fabricate an intrinsic polycrystalline silicon... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method to fabricate an intrinsic polycrystalline silicon..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method to fabricate an intrinsic polycrystalline silicon... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2853952