Semiconductor device and a process for forming the same

Details Semiconductor device and a process for forming the same Semiconductor device and a process for forming the same

2000-07-21

2002-07-23

Fahmy, Wael (Department: 2823)

Semiconductor device manufacturing: process

Coating with electrically or thermally conductive material

To form ohmic contact to semiconductive material

C438S655000, C438S656000, C438S657000, C438S682000, C438S683000, C438S592000, C257S751000, C257S755000, C257S754000

Reexamination Certificate

active

06423632

ABSTRACT:

FIELD OF THE INVENTION
The present invention relates generally to the fields of semiconductor devices and processing. More particularly, it concerns semiconductor devices, and processes for forming the same that include a conductor having a varying composition.
RELATED ART
Polycrystalline silicon germanium alloy (SiGe) gate electrodes help reduce poly depletion effects in N- and P-MOSFETS. However, silicon germanium alloy is typically incompatible with certain silicide integrations. In particular, SiGe is incompatible with metal silicide integrations such as cobalt silicide integration or titanium silicide integration. In these cases, cobalt forms a high resistivity phase with underlying germanium or titanium to form, for instance, cobalt germanide (CoGe), cobalt digermanide (CoGe
2
), titanium germanide (TiGe), or titanium digermanide (TiGe
2
).
Further, germanium tends to segregate at the silicide/poly interface. This segregation may be disadvantageous in that germanium may be drawn away from the gate dielectric interface. This, in turn, may negatively affect the work function of the device; specifically, the work function may be increased.
In order to overcome such problems, a silicon layer may be formed on a silicon germanium alloy to provide a layer of silicon for silicidation. During the silicidation process, some of this silicon layer may be consumed. Although this technique has exhibited at least a degree of utility, problems nevertheless remain. In particular, germanium tends to diffuse into the silicon layer during each and every time-temperature cycle that is performed as a device is formed. This depletes the silicon germanium layer close to the dielectric and some of the benefit from the silicon germanium gate electrode (reduction in the poly depletion effect) may be lost. Even in the presence of this additional silicon layer, diffused germanium in the silicon layer may form CoGe
2
, CoGe, TiGe, and/or TiGe
2
and adversely affect the gate silicide sheet resistance. Specifically, the sheet resistance may increase due to presence of these germanium compounds.
In one reference, a thin nitrided silicon film may be placed on top of a silicon layer. This nitrided silicon film may reduce the amount of up-diffusion from a gate level; however, because the nitrided silicon film is an insulating layer, that layer may negatively affect the performance of the device due to higher sheet resistance.
Problems enumerated above are not intended to be exhaustive, but rather are among many that tend to impair the effectiveness of previously known devices and techniques. Other noteworthy problems may also exist; however, those presented above should be sufficient to demonstrate that methodology appearing in the art have not been altogether satisfactory. In particular, existing techniques do not adequately account for and/or prevent up diffusion of certain elements that may have adverse affects on device performance and do not prevent the formation of performance-hampering compounds such as CoGe, CoGe
2
, TiGe, or TiGe
2
.


REFERENCES:
patent: 5364803 (1994-11-01), Lur et al.
patent: 5504041 (1996-04-01), Summerfelt
patent: 5510651 (1996-04-01), Maniar et al.
patent: 5559047 (1996-09-01), Urabe
patent: 5576579 (1996-11-01), Agnello et al.
patent: 5665628 (1997-09-01), Summerfelt
patent: 5780350 (1998-07-01), Kapoor
patent: 5861340 (1999-01-01), Bai et al.
patent: 5998289 (1999-12-01), Sagnes
patent: 6121086 (2000-09-01), Kuroda et al.
patent: 6180469 (2002-01-01), Pramanick et al.
patent: 2001/0014522 (2001-08-01), Weimer et al.
patent: WO 99/43024 (1999-08-01), None
J.S.Reid et al., “Evaluation of amorphous (Mo, Ta, W) -Si-N diffusion barriers for <Si>/Cu metallizations”, 1993 Elsevier Sequoia, pp. 319-324.
Renaud Fix et al., “Chemical Vapor Deposition of Vanadium, Niobium, and Tantalum Nitride Thin Films”, Chemical Material 1993, 5, pp. 614-619.
Y.V. Ponomarev et al., “Gate-Workfunction Engineering Using Poly-(Si,Ge) for High-Performance 0.18&mgr;m CMOS Technology”, e-mail address:ponomarv@natlab.research.philips.com, pp. 33.3.1-33.3.4.
Wen-Chun Wang et al., “Diffusion barrier study on TaSix and TaSix Ny”, 1993 Elsevier Sequoia, pp. 169-174.
K.Kasai et al., “W/WNx/Poly-Si Gate Technology for Future High Speed Deep Submicron CMOS LSIs”, 1994 IEEE, pp. 19.4.1-19.4.1.
Yasushi Akasaka et al., “Low-Resistivity Poly-Metal Gate Electrode Durable for high-Temperature Processing”, 1996 IEEE, pp. 1864-1868.

Affiliated with

Also associated with

Rating

Semiconductor device and a process for forming the same does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor device and a process for forming the same, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device and a process for forming the same will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2850922