Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2000-06-01
2002-01-22
Bowers, Charles (Department: 2813)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C438S264000
Reexamination Certificate
active
06340828
ABSTRACT:
TECHNICAL FIELD
The present invention regards a process for manufacturing electronic devices, and more particularly, for manufacturing nonvolatile memory cells with dimensional control of the floating gate regions.
BACKGROUND OF THE INVENTION
Devices using nonvolatile memories of the EEPROM type, such as smart cards, complex microcontrollers, and mass storage devices requiring programmability of the single byte, call for increasingly higher levels of performance and reliability.
In practice, from the technological standpoint, this means that it is necessary to get high levels of performance (i.e., increasingly thinner tunnel oxides, ever more reduced programming voltages, increasingly greater current driving capability of the cells) to coexist with an extremely high reliability: one hundred thousand programming cycles and retention of the stored charge for at least ten years are by now considered the minimum requisites for the acceptance of this type of product on the market.
According to the above, it is necessary to develop new manufacturing processes and new geometries that are able to eliminate some of the critical aspects typical of memories, thus increasing their intrinsic reliability without reducing their performance, both for embedded applications (i.e., wherein the memory cells are associated with special electronic devices) and for stand-alone applications (i.e., wherein the device is merely a nonvolatile memory).
SUMMARY OF THE INVENTION
The disclosed embodiments of the present invention provide a manufacturing process that enables the critical aspects of known processes to be reduced.
According to the embodiments of the present invention, there are provided a process for manufacturing electronic devices comprising nonvolatile memory cells and an electronic device comprising nonvolatile memory cells. This process includes forming a floating gate region on a semiconductor material by depositing and defining a semiconductor material layer through a floating gate mask having an opening with an internally delimiting side extending a preset distance from a corresponding externally delimiting side of the mask; and forming a control gate region on top of the floating gate region.
In accordance with another embodiment of the invention, a process for manufacturing electronic devices having floating gate nonvolatile cells includes: defining an active area in a substrate of semiconductor material; forming a first insulating region on top of the active area; depositing a first dielectric material layer on top of the substrate, the first dielectric material layer comprising a tunnel area; forming a floating gate region on top of the first dielectric material layer and on top of the first insulating region that includes depositing a first semiconductor material layer on top of the first dielectric material layer and selectively removing the first semiconductor material layer using a floating gate mask having an externally delimiting side, the floating gate mask having an opening with an internally delimiting side facing the externally delimiting side at a preset distance so that the semiconductor material layer is removed laterally to the externally and internally delimiting sides; forming a second insulating region surrounding the floating gate region; forming a control gate region on top of the floating gate region; and forming conductive regions in the active area.
REFERENCES:
patent: 5386132 (1995-01-01), Wong
patent: 5472887 (1995-12-01), Hutter et al.
patent: 5554551 (1996-09-01), Hong
patent: 5859453 (1999-01-01), Ahn
patent: 0 216 053 (1987-04-01), None
patent: 0 811 983 (1997-12-01), None
patent: 09 283643 (1997-10-01), None
Shiba and Kubota, “Downscaling of Floating-Gate EEPROM Modules for ASIC Applications,”Electronics and Communications in Japan,Part 2 75(12): 67-76, 1992.
Wolf, Stanley and Richard N. Tauber,Silicon Processing for the VLSI Era,vol. 3, Lattice Press, Sunset Beach, California, 1986, pp. 608-611.
Dalla Libera Giovanna
Patelmo Matteo
Vajana Bruno
Jorgenson Lisa K.
Pert Evan
Seed IP Law Group PLLC
STMicroelectronics S.r.L.
Tarleton E. Russell
LandOfFree
Process for manufacturing nonvolatile memory cells with... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Process for manufacturing nonvolatile memory cells with..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Process for manufacturing nonvolatile memory cells with... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2844679