Method of fabricating copper-based semiconductor devices...

Details Method of fabricating copper-based semiconductor devices... Method of fabricating copper-based semiconductor devices...

2000-01-28

2002-03-12

Bowers, Charles (Department: 2823)

Semiconductor device manufacturing: process

Coating with electrically or thermally conductive material

To form ohmic contact to semiconductive material

C438S631000, C438S633000, C438S624000, C438S637000, C438S687000, C257S760000, C257S762000

Reexamination Certificate

active

06355555

ABSTRACT:

BACKGROUND OF THE INVENTION
1. Field of the Invention
This invention relates generally to semiconductor fabrication technology, and, more particularly, to techniques for filling contact openings and vias with copper and creating copper interconnections and lines.
2. Description of the Related Art
There is a constant drive within the semiconductor industry to increase the operating speed of integrated circuit devices, e.g., microprocessors, memory devices, and the like. This drive is fueled by consumer demands for computers and electronic devices that operate at increasingly greater speeds. This demand for increased speed has resulted in a continual reduction in the size of semiconductor devices, e.g., transistors. That is, many components of a typical field effect transistor (FET), e.g., channel length, junction depths, gate dielectric thickness, and the like, are reduced. For example, all other things being equal, the smaller the channel length of the FET, the faster the transistor will operate. Thus, there is a constant drive to reduce the size, or scale, of the components of a typical transistor to increase the overall speed of the transistor, as well as integrated circuit devices incorporating such transistors. Additionally, reducing the size, or scale, of the components of a typical transistor also increases the density, and number, of the transistors that can be produced on a given amount of wafer real estate, lowering the overall cost per transistor as well as the cost of integrated circuit devices incorporating such transistors.
However, reducing the size, or scale, of the components of a typical transistor also requires reducing the size and cross-sectional dimensions of electrical interconnects to contacts to active areas, such as N
+
(P
+
) source/drain regions and a doped-polycrystalline silicon (doped-polysilicon or doped-poly) gate conductor, and the like. As the size and cross-sectional dimensions of electrical interconnects get smaller, resistance increases and electromigration increases. Increased resistance and electromigration are undesirable for a number of reasons. For example, increased resistance may reduce device drive current, and source/drain current through the device, and may also adversely affect the overall speed and operation of the transistor. Additionally, electromigration effects in aluminum (Al) interconnects, where electrical currents actually carry Al atoms along with the current, causing them to electromigrate, may lead to degradation of the Al interconnects, further increased resistance, and even disconnection and/or delamination of the Al interconnects.
The ideal interconnect conductor for semiconductor circuitry will be inexpensive, easily patterned, have low resistivity, and high resistance to corrosion, electromigration, and stress migration. Aluminum (Al) is most often used for interconnects in contemporary semiconductor fabrication processes primarily because Al is inexpensive and easier to etch than, for example, copper (Cu). However, because Al has poor electromigration characteristics and high susceptibility to stress migration, it is typically necessary to alloy Al with other metals.
As discussed above, as semiconductor device geometries shrink and clock speeds increase, it becomes increasingly desirable to reduce the resistance of the circuit metallization. The one criterion that is most seriously compromised by the use of Al for interconnects is that of conductivity. This is because the three metals with lower resistivities (Al has a resistivity of 2.824×10
−6
ohms-cm at 20° C.), namely, silver (Ag) with a resistivity of 1.59×10
−6
ohms-cm (at 20° C.), copper (Cu) with a resistivity of 1.73×10
−6
ohms-cm (at 20° C.), and gold (Au) with a resistivity of 2.44×10
−6
ohms-cm (at 20 C.), fall short in other significant criteria. Silver, for example, is relatively expensive and corrodes easily, and gold is very costly and difficult to etch. Copper, with a resistivity nearly on par with silver, immunity from electromigration, high ductility (which provides high immunity to mechanical stresses generated by differential expansion rates of dissimilar materials in a semiconductor chip) and high melting point (1083° C. for Cu vs. 659° C. for Al), fills most criteria admirably. However, Cu is exceedingly difficult to etch in a semiconductor environment. As a result of the difficulty in etching Cu, an alternative approach to forming vias and metal lines must be used. The damascene approach, consisting of etching openings such as trenches in the dielectric for lines and vias and creating in-laid metal patterns, is the leading contender for fabrication of sub-0.25 micron (su-0.25&mgr;) design rule Cu-metallized circuits.
However, the lower resistance and higher conductivity of the Cu interconnects, coupled with higher device density and, hence, decreased distance between the Cu interconnects, may lead to increased capacitance between the Cu interconnects. Increased capacitance between the Cu interconnects, in turn, results in increased RC time delays and longer transient decay times in the semiconductor device circuitry, causing decreased overall operating speeds of the semiconductor devices.
One conventional solution to the problem of increased capacitance between the Cu interconnects is to use “low dielectric constant” or “low K” dielectric materials, where K is less than or equal to about 4, for the interlayer dielectric layers (ILD's) in which the Cu interconnects are formed using the damascene techniques. However, low K dielectric materials are difficult materials to use in conjunction with the damascene techniques. For example, low K dielectric materials are susceptible to damage during the etching and subsequent processing steps used in the damascene techniques.
The present invention is directed to overcoming, or at least reducing the effects of, one or more of the problems set forth above.
SUMMARY OF THE INVENTION
In one aspect of the present invention, a method is provided for forming a copper interconnect, the method including forming a sacrificial dielectric layer above a structure layer, forming an opening in the sacrificial dielectric layer and forming a copper layer above the sacrificial dielectric layer and in the opening. The method also includes forming the copper interconnect by removing portions of the copper layer above the sacrificial dielectric layer, leaving the copper interconnect in the opening. The method further includes removing the sacrificial dielectric layer above the structure and adjacent the copper interconnect, and forming a low dielectric constant dielectric layer above the structure and adjacent the copper interconnect.


REFERENCES:
patent: 5559055 (1996-09-01), Chang et al.
patent: 5880018 (1999-03-01), Boeck et al.
patent: 5953626 (1999-09-01), Hause et al.
patent: 6010962 (2000-01-01), Liu et al.
patent: 6037664 (2000-03-01), Zhao et al.
patent: 0971409 (1999-07-01), None
patent: WO 99/09593 (1999-02-01), None
patent: WO 00/41224 (2000-07-01), None
International Search Report dated Jan. 23, 2001 (PCT/US00/25788; TT3586-PCT).

Affiliated with

Also associated with

Rating

Method of fabricating copper-based semiconductor devices... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of fabricating copper-based semiconductor devices..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of fabricating copper-based semiconductor devices... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2824621