Method and system for renaming registers in a microprocessor

Details Method and system for renaming registers in a microprocessor Method and system for renaming registers in a microprocessor

2008-07-29

2008-07-29

Chan, Eddie P (Department: 2183)

Electrical computers and digital processing systems: processing

Dynamic instruction dependency checking, monitoring or...

Scoreboarding, reservation station, or aliasing

Reexamination Certificate

active

07406587

ABSTRACT:
A processor includes an active list to buffer instructions and their associated condition codes for processing. A mapping table in the processor maps a logical register associated with the instruction to a selected one of a plurality of unique physical registers. The selected unique physical register is used to hold a result according to execution of the instruction. An indication is provided to the mapping table when the selected unique physical register contains the result. The result is then moved to a fixed status register. The selected unique physical register is then returned for later reuse and the next consecutive physical register is selected for the next instruction such that physical registers are used in order. An indication is provided for output to inform whether the result is in the selected unique physical register or has been moved to the fixed status register.

REFERENCES:
patent: 5727176 (1998-03-01), Clift et al.
patent: 5758112 (1998-05-01), Yeager et al.
patent: 5826070 (1998-10-01), Olson et al.
patent: 5867683 (1999-02-01), Witt et al.
patent: 5974240 (1999-10-01), Chan
patent: 6061785 (2000-05-01), Chiarot et al.
patent: 6119223 (2000-09-01), Witt
patent: 6266763 (2001-07-01), Witt et al.
patent: 6425072 (2002-07-01), Meier et al.
patent: 6505293 (2003-01-01), Jourdan et al.
patent: 6775761 (2004-08-01), Wang et al.
patent: 2002/0112148 (2002-08-01), Wang et al.
patent: 2003/0149865 (2003-08-01), Kadambi
patent: 2003/0182538 (2003-09-01), Gold et al.
Yeager, Kenneth C. “The Mips R10000 Superscalar Microprocessor.” IEEE, 1996. pp. 28-40.
MIPS IV Instruction Set. Rev. 3.2. MIPS Technologies, Inc. 1995. pp. B-38 to B-42, B-46.
Dezso Sima, Terence Fountain, and Peter Kacsuk. “Advanced Computer Architecture: A design space approach.” Addison Wesley, 1997. pp. 254-255, 260 and 286-290.
Sima, Fountain, and Kacsuk. Advanced Computer Architectures, A Design Space Approach: Addison-Wesley, 1997. pp. 258-266, 272-273 and 277-278.
David A. Patterson, “Another Dynamic Scheduling Approach—The Tomasulo Approach” Computer Architecture A Quantitative Approach, Second Edition, pp. front page, 251-255 and 362.

Affiliated with

Also associated with

Rating

Method and system for renaming registers in a microprocessor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and system for renaming registers in a microprocessor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for renaming registers in a microprocessor will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2814413