Method and apparatus for generating layout pattern

Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C716S030000, C716S030000

Reexamination Certificate

active

07340708

ABSTRACT:
A method includes: obtaining process technology definition data related to a process technology of each layer forming a basic cell, from a process technology definition file defining process technology definition data related to a process technology for use in fabricating a semiconductor integrated circuit, thereby holding a process technology definition table; obtaining device structure data including data related to a device template which defines a structure of each layer of the basic cell and data related to the structure of the layer defined in accordance with the device template, from a device structure definition file, thereby holding the obtained device structure data as a device structure definition table; and determining the structure of each layer defined in accordance with the device template held as the obtained device structure data, thereby generating the layout pattern of the basic cell forming the semiconductor integrated circuit.

REFERENCES:
patent: 2005/0278673 (2005-12-01), Kawachi
patent: 2006/0045325 (2006-03-01), Zavadsky et al.
patent: 08-096002 (1996-04-01), None
patent: 2000-195958 (2000-07-01), None
patent: 2003-036280 (2003-02-01), None

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method and apparatus for generating layout pattern does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for generating layout pattern, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for generating layout pattern will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2810687

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.