Method of manufacturing semiconductor device

Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – On insulating substrate or layer

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C438S058000, C438S474000

Reexamination Certificate

active

07374978

ABSTRACT:
A mask is formed selectively on a crystalline silicon film containing a catalyst element, and an amorphous silicon film is formed so as to cover the mask. Phosphorus is implanted into the amorphous silicon film and the portion of the crystalline silicon film which is not covered with the mask. The silicon films are then heated by rapid thermal annealing (RTA). By virtue of the existence of the amorphous silicon film, the temperature of the crystalline silicon film is increased uniformly, whereby the portion of the crystalline silicon film covered with the mask is also heated sufficiently and the catalyst element existing in this region moves to the phosphorus-implanted, amorphous portion having high gettering ability. As a result, the concentration of the catalyst element is reduced in the portion of the silicon film covered with the mask. A semiconductor device is manufactured by using this portion.

REFERENCES:
patent: 5244819 (1993-09-01), Yue
patent: 5534716 (1996-07-01), Takemura
patent: 5608232 (1997-03-01), Yamazaki
patent: 5616506 (1997-04-01), Takemura
patent: 5639698 (1997-06-01), Yamazaki
patent: 5643826 (1997-07-01), Ohtani
patent: 5700333 (1997-12-01), Yamazaki
patent: 5736438 (1998-04-01), Nishimura
patent: 5773309 (1998-06-01), Weiner
patent: 5773329 (1998-06-01), Kuo
patent: 5789284 (1998-08-01), Yamazaki
patent: 5821138 (1998-10-01), Yamazaki
patent: 5834071 (1998-11-01), Lin
patent: 5834345 (1998-11-01), Shimizu
patent: 5851860 (1998-12-01), Makita
patent: 5869363 (1999-02-01), Yamazaki
patent: 5879977 (1999-03-01), Zhang
patent: 5897347 (1999-04-01), Yamazaki
patent: 5923962 (1999-07-01), Ohtani
patent: 5956579 (1999-09-01), Yamazaki
patent: 6071766 (2000-06-01), Yamazaki
patent: 6087245 (2000-07-01), Yamazaki
patent: 6251712 (2001-06-01), Tanaka
patent: 6420246 (2002-07-01), Yamazaki
patent: 6518102 (2003-02-01), Tanaka
patent: 6949418 (2005-09-01), Yamazaki
patent: 2003/0134459 (2003-07-01), Tanaka
patent: 06-244103 (1994-09-01), None
patent: 06-244104 (1994-09-01), None
patent: 07-066425 (1995-03-01), None
patent: 07-130652 (1995-05-01), None
patent: 07-307286 (1995-11-01), None
patent: 07-335548 (1995-12-01), None
patent: 08-236471 (1996-09-01), None
patent: 08 273316 (1996-10-01), None
patent: 08 330602 (1996-12-01), None
patent: 10-265179 (2000-09-01), None
Kohno et al., High Performance Poly-Si TFTs Fabricated Using Pulsed Laser Annealing and Remote Plasma CVD with Low Temp. Processing, IEEE, pp. 251-257 (1995).
Merriam-Webster's Collegiate Dictionary; pp. 46-47; 10thEdition; Copyright 1999; Merriam-Webster, Inc., Springfield, Massachusetts.
Wolf et al., Silicon Processing for the VLSI Era, vol. 1, Process Technology, pp. 307-308, 1986.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method of manufacturing semiconductor device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of manufacturing semiconductor device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing semiconductor device will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2802683

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.