Electrical computers and digital processing systems: memory – Storage accessing and control – Memory configuring
Reexamination Certificate
2008-03-25
2008-03-25
Bataille, Pierre Michel (Department: 2186)
Electrical computers and digital processing systems: memory
Storage accessing and control
Memory configuring
C711S100000
Reexamination Certificate
active
07350048
ABSTRACT:
A memory system comprising router nodes. A plurality of router nodes are configured to route data between a memory controller and memory modules. The topology of the system comprises a hierarchy of one or more levels. Each of the levels includes one or more router nodes which may be configured to forward received data to another router node at the same level, or forward received data to a next lower level in the hierarchy. Router nodes in the system are configured to correspond to a particular level and position within the hierarchy. The memory controller generates a broadcast transaction to router nodes in the system. In response to receiving the transaction, the router nodes configure their internal routing mechanisms. Subsequently, the controller generates a memory access which is then routed by the router nodes to the target memory modules. Routing is such that memory modules not targeted by the memory access do not see the memory access.
REFERENCES:
patent: 6502161 (2002-12-01), Perego et al.
patent: 6725314 (2004-04-01), Dong
patent: 6820181 (2004-11-01), Jeddeloh et al.
patent: 6882082 (2005-04-01), Greeff et al.
patent: 7146480 (2006-12-01), Schlansker et al.
patent: 2003/0061447 (2003-03-01), Perego
patent: 2004/0243769 (2004-12-01), Frame et al.
Bataille Pierre Michel
Meyertons Hood Kivlin Kowert & Goetzel P.C.
Rankin Rory D.
Schlie Paul
Sun Microsystems Inc.
LandOfFree
Memory system topology does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory system topology, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory system topology will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2802491