Programmable data strobe enable architecture for DDR memory...

Details Programmable data strobe enable architecture for DDR memory... Programmable data strobe enable architecture for DDR memory...

2008-07-01

2008-07-01

Auduong, Gene N. (Department: 2827)

Static information storage and retrieval

Read/write circuit

Signals

C365S233100, C365S194000

Reexamination Certificate

active

07394707

ABSTRACT:
An apparatus comprising a first circuit, a second circuit and a third circuit. The first circuit may include a plurality of first multiplexers and one or more second multiplexers configured to generate a first intermediate enable signal in response to (i) an input enable signal, (ii) a first clock signal operating at a first data rate and (iii) a plurality of first select signals. The plurality of first multiplexers each present an output to each of the one or more second multiplexers. The second circuit may be configured to generate a second intermediate enable signal in response to (i) the first intermediate enable signal, (ii) a second clock signal operating at a second data rate and (iii) a second select signal. The third circuit may be configured to generate a third intermediate enable signal in response to (i) the second intermediate enable signal, (ii) a control input signal and (iii) a third select signal. The third intermediate enable signal may be configured to control a read operation of a memory.

REFERENCES:
patent: 6975557 (2005-12-01), D'Luna et al.
patent: 7185173 (2007-02-01), Ho
patent: 2005/0259505 (2005-11-01), Grand et al.
patent: 2006/0224847 (2006-10-01), Seto et al.
patent: 2006/0288175 (2006-12-01), Seto et al.

Affiliated with

Also associated with

Rating

Programmable data strobe enable architecture for DDR memory... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Programmable data strobe enable architecture for DDR memory..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable data strobe enable architecture for DDR memory... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2802040