Compiler technique for efficient register checkpointing to...

Details Compiler technique for efficient register checkpointing to... Compiler technique for efficient register checkpointing to...

2011-08-16

2011-08-16

Maskulinski, Michael C (Department: 2113)

Error detection/correction and fault detection/recovery

Data processing system error or fault handling

Reliability and availability

C714S035000

Reexamination Certificate

active

08001421

ABSTRACT:
A method and apparatus for efficient register checkpointing is herein described. A transaction is detected in program code. A recovery block is inserted in the program code to perform recovery operations in response to an abort of the first transaction. A roll-back edge is potentially inserted from an abort point to the recovery block. A control flow edge is inserted from the recovery block to a entry point of the transaction. Checkpoint code is inserted before the entry point to backup live-in registers in backup storage elements and recovery code is inserted in the recovery block to restore the live-in registers from the backup storage elements in response to an abort of the transaction.

REFERENCES:
patent: 5845292 (1998-12-01), Bohannon et al.
patent: 6154847 (2000-11-01), Schofield et al.
patent: 6526499 (2003-02-01), Palanca et al.
patent: 7349927 (2008-03-01), Kanai et al.
patent: 7502897 (2009-03-01), Hertzberg et al.
patent: 7802136 (2010-09-01), Wang et al.
patent: 2006/0085588 (2006-04-01), Rajwar et al.
patent: 2006/0085591 (2006-04-01), Kumar et al.
patent: 2006/0109979 (2006-05-01), Afzal et al.
patent: 2006/0161740 (2006-07-01), Kottapalli et al.
patent: 2007/0055960 (2007-03-01), Damron et al.
patent: 2007/0136289 (2007-06-01), Adl-Tabatabai et al.
patent: 2007/0143287 (2007-06-01), Adl-Tabatabai et al.
patent: 2007/0143755 (2007-06-01), Sahu et al.
patent: 2007/0156780 (2007-07-01), Saha et al.
patent: 2007/0156994 (2007-07-01), Akkary et al.
patent: 2007/0162520 (2007-07-01), Petersen et al.
patent: 2007/0186056 (2007-08-01), Saha et al.
patent: 2007/0233990 (2007-10-01), Kuczynski et al.
patent: 2007/0260608 (2007-11-01), Hertzberg et al.
patent: 2007/0300238 (2007-12-01), Kontothanassis et al.
patent: 2008/0005504 (2008-01-01), Barnes et al.
patent: 2008/0021934 (2008-01-01), Hudson et al.
patent: 2008/0065864 (2008-03-01), Akkary et al.
Office Action received for U.S. Appl. No. 11/648,486, mailed on Sep. 21, 2010, 19 pages.
Office Action received for U.S. Appl. No. 11/648,486, mailed on Apr. 15, 2010, 13 pages.
Ananian et al., “Unbounded transactional memory”, 11th International Symposium on High-Performance Computer Architecture, 2005, HPCA-11, Feb. 12-16, 2005, pp. 316-327.
Rajwar et al., “Virtualizing Transactional Memory” ,In Proceedings of the 32nd annual international symposium on Computer Architecture, ISBN-ISSN:1063-6897, Jun. 2005, pp. 494-505.
Moore et al., “LogTM: Log-based Transactional Memory”, In the proceedings of the 12th annual International Symposium on High Performance Computer Architecture, HPCA Feb. 2006, pp. 1-12.
Herlihy et al., “Software Transactional Memory for Dynamic Sized Data Structures”,Annual ACM Symposium on Principles of Distributed Computing, Proceedings of the twenty-second annual symposium on Principles of distributed computing, ISBN:1-58113-708-7, 2003, pp. 92-101.
Fraser et al., “Concurrent Programming without Locks” ACM Transactions on Computer Systems, ISSN:0734-2071, vol. 25, No. 2, Article 5, May 2007, 62 pages.
Harris et al.,“Composable Memory Transaction”, In proceedings of the Tenth ACM Symposium on principle and practice of parallel programming, 2005, pp. 1-13 pages.
Marathe et al.,“Adaptive Software Transactional Memory”, In Proceedings of the Nineteenth International Symposium on Distributed Computing, 2005, 15 pages.
Harris et al.,“Optimizing Memory Transactions”, In Proceeding of Conference on Programming Language Design and Implementation, 2006, pp. 14-25.
Berenson et al.,“A critique of ANSI SQL isolation levels”, International Conference on Management of Data, In Proceedings of the 1995 ACM SIGMOD international conference on Management of data, ISBN:0-89791-731-6, 1995, pp. 1-10.
Riegel et al.,“Snapshot Isolation for Software Transactional Memory”,In Proceedings of the first ACM SIGPLAN Workshop on Language, compilers, and hardware support for transactional computing, TRANSACT, 2006, 10pages.
Saha et al.,“Implementing a High Performance Software Transactional Memory for a Multi-core Runtime”,Principles and Practice of Parallel Programming, Proceedings of the eleventh ACM SIGPLAN symposium on Principles and practice of parallel programming,ISBN:1-59593-189-9, 2006,pp. 187-197.
Shavit et al.,“Software Transactional Memory”,Annual ACM Symposium on Principles of Distributed Computing, Proceedings of the fourteenth annual ACM symposium on Principles of distributed computing, ISBN:0-89791-710-3, 1995, pp. 204-213.
Harris et al., “Language Support for Lightweight Transactions”,ACM SIGPLAN Notices, vol. 38, Issue 11, Proceedings of the OOPSLA '03 conference, ISSN:0362-1340, 2003,15 pp. 388-402.
Tabatabai et al., “Compiler and runtime support for efficient software transactional memory”,Conference on Programming Language Design and Implementation, Proceedings of the 2006 ACM SIGPLAN conference on Programming language design and implementation, ISBN:1-59593-320-4, 2006, pp. 26-37.

Affiliated with

Also associated with

Rating

Compiler technique for efficient register checkpointing to... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Compiler technique for efficient register checkpointing to..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Compiler technique for efficient register checkpointing to... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2793109