Active solid-state devices (e.g. – transistors – solid-state diode – Physical configuration of semiconductor – With peripheral feature due to separation of smaller...
Reexamination Certificate
2008-05-27
2008-05-27
Nguyen, Cuong (Department: 2811)
Active solid-state devices (e.g., transistors, solid-state diode
Physical configuration of semiconductor
With peripheral feature due to separation of smaller...
C257S757000
Reexamination Certificate
active
07378720
ABSTRACT:
A semiconductor die having an integrated circuit region formed in a substrate comprises at least one die-corner-circuit-forbidden (DCCF) region disposed in the substrate, proximate to the integrated circuit region; and at least one registration feature formed within the at least one DCCF region. The at least one registration feature comprises a structure selected from the group consisting of a laser fuse mark, an alignment mark, and a monitor mark.
REFERENCES:
patent: 6822342 (2004-11-01), Baluswamy et al.
Chen Hsien-Wei
Fu Chung-Min
Harn Yu-Chyi
Lin Huang-Sheng
Haynes & Boone LLP
Nguyen Cuong
Taiwan Semiconductor Manufacturing Company , Ltd.
LandOfFree
Integrated stress relief pattern and registration structure does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated stress relief pattern and registration structure, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated stress relief pattern and registration structure will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2781083