Flash memory

Error detection/correction and fault detection/recovery – Pulse or data error handling – Memory testing

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C714S785000, C365S185330

Reexamination Certificate

active

07908529

ABSTRACT:
A flash memory includes a memory sector, a command interface, a first signal buffer, a control signal generation circuit, a data input buffer, an error correction circuit, an address buffer, an address signal generation circuit, a plurality of data memory circuits, and write circuit. The command interface receives a write data input instruction from an external device to generate a write data input instruction signal, and receives a write instruction from the external device to generate a write instruction signal. The error correction circuit is activated by the write data input instruction signal to receive the write data in synchronization with the write enable signal, and is activated by the write instruction signal to generate a check data for an error correction in synchronization with the control signal.

REFERENCES:
patent: 4646312 (1987-02-01), Goldsbury et al.
patent: 4706249 (1987-11-01), Nakagawa et al.
patent: 5337317 (1994-08-01), Takamisawa et al.
patent: 5603001 (1997-02-01), Sukegawa et al.
patent: 5621682 (1997-04-01), Tanzawa et al.
patent: 5719888 (1998-02-01), Tanzawa et al.
patent: 5793724 (1998-08-01), Ichikawa et al.
patent: 5793943 (1998-08-01), Noll
patent: 5864569 (1999-01-01), Roohparvar
patent: 5901152 (1999-05-01), Tanaka et al.
patent: 5920578 (1999-07-01), Zook
patent: 5933436 (1999-08-01), Tanzawa et al.
patent: 5996108 (1999-11-01), Tanzawa et al.
patent: 6026014 (2000-02-01), Sato et al.
patent: 6048090 (2000-04-01), Zook
patent: 6222763 (2001-04-01), Sato et al.
patent: 6360346 (2002-03-01), Miyauchi et al.
patent: 6360347 (2002-03-01), Walters, Jr.
patent: 6385085 (2002-05-01), Sato et al.
patent: 6556499 (2003-04-01), Sato et al.
patent: 6904400 (2005-06-01), Peri et al.
patent: 6940752 (2005-09-01), Tanaka et al.
patent: 0 509 485 (1992-10-01), None
patent: 0 802 540 (1997-10-01), None
patent: 2265738 (1992-12-01), None
patent: 10-207726 (1998-08-01), None
patent: 05-298895 (1999-11-01), None
patent: 96/29704 (1996-09-01), None
patent: 98/10425 (1998-03-01), None
patent: 98 33112 (1998-07-01), None
Toru Tanzawa et al., “A Compact On-Chip ECC for Low Cost Flash Memories,” IEEE Journal of Solid-State Circuits, vol. 32, No. 5, May 1997.
European Search Report dated Aug. 27, 2004 in Application No. EP 04 01 1269.
Notification of the First Office Action dated Oct. 10, 2003 in CN Application No. 00119249.3.
Office Action of Oct. 23, 2007, in Japanese application 1999-181874.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Flash memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Flash memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Flash memory will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2777676

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.