Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2008-05-06
2008-05-06
Do, Thuan (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000, C716S030000
Reexamination Certificate
active
07370312
ABSTRACT:
A system and method for simulating a digital circuit uses scheduling information for Term Rewriting System (TRS) rules to limit the computation of simulation values to only those value used by the rules scheduled to execute on the current state of the system. Typically only a small subset of TRS rules are scheduled to execute on any given state, thus only values related to this subset are computed. Such a determination may be made by leveraging the logical separation of rule activations and rule actions in a TRS system, such that only rule activation information need be examined.
REFERENCES:
patent: 5005136 (1991-04-01), Van Berkel et al.
patent: 5530863 (1996-06-01), Hino
patent: 5696942 (1997-12-01), Palnitkar et al.
patent: 5862361 (1999-01-01), Jain
patent: 6263303 (2001-07-01), Yu et al.
patent: 6584597 (2003-06-01), Kishinevsky et al.
patent: 6597664 (2003-07-01), Mithal et al.
patent: 2003/0131324 (2003-07-01), Takenaka
patent: 2004/0052215 (2004-03-01), Mithal et al.
patent: 0 329 233 (1989-08-01), None
patent: 0 829 812 (1998-03-01), None
patent: WO-01/13285 (2001-02-01), None
patent: WO 01/13285 (2001-02-01), None
Arvind, et al., High-level Synthesis: An Essential Ingredient for Designing Complex ASICs.
Poyneer, et al., “A TRS Model for a Modern Microprocessor: Computation Structures Group Memo 408”, Laboratory for Computer Science, MIT, Jun. 25, 1998.
Liao, et al., “An Efficient Implementation of Reactivity for Modeling Hardware in the Scenic Design Environment”, ACM, Inc., 1997.
Shen, et al., “Design and Verification of Speculative Processors”, Computation Structures Group Memo 400 (B), Laboratory for Computer Science, MIT, Jun. 1998.
Rosenband, et al., “Flexible and Scalable Hardware Synthesis from Guarded Atomic Actions”, MIT Computer Science and Artificial Intelligence Laboratory, 2004.
Hoe, et al., “Hardware Synthesis from Term Rewriting Systems”, Computation Structures Group Memo 421A, Laboratory for Computer Science, MIT, Aug. 20, 1999.
Matthews, et al., “Microprocessor Specification in Hawk”, IEEE, 1998.
Shen, et al., “Modeling and Verification of ISA Implementations”, Computation Structures Group Memo 400 (A), Laboratory for Computer Science, MIT, Jun. 20, 1997.
Babb, et al., “Parallelizing Applications into Silicon”.
Windley, P., “Specifying Instruction-Set Architectures in HOL: A Primer”.
Hoe, et al., “Synthesis of Operation-Centric Hardware Descriptions”, Computation Structures Group Memo 426A, Laboratory for Computer Science, MIT, Jul. 29, 2000.
Arvind, et al., “Computer Architecture Modeling, Synthesis, and Verification”, Laboratory for Computer Science, MIT, Mar. 2003.
Arvind, et al., “Using Term Rewriting Systems to Design and Verify Processors”, Computation Structures Group Memo 419, Laboratory for Computer Science, MIT, Nov. 1998.
Bluespec, Inc., Bluespec™ SystemVerilog, Version 3.8, Reference Guide, Preliminary Draft, Sep. 2, 2004, (included by reference in specification, not considered admitted prior art).
Ayala-Rincon, et al., “Architectural Specification, Exploration and Simulation Through Rewriting-Logic”.
Murali Bharathala, “Cycle Simulation”, VHDL Times, http://cs.haifa.ac.il/courses/Verification—Seminar/sim—verification/Cycle%20SIm%20VHDL%20International%20&5bVI%5d%20-%20VHDL%20Times.htm.
Maxfield, C., “Digital Logic Simulation: Event-driven, Cycle-based, and Home brewed”, EDN Access, http://www.edn.com/achives/1996/010496/14df4.htm.
Laramee, T., “Tutorial on Event Driven Simulations of Network Protocols”, Event Driven Simulation Tutorial, http://www-unix.ecs.umass.edu/˜ece671/simulation/.
John, L. K., “Performance Evaluation: Techniques, Tools and Benchmarks”, Electrical and Computer Engineering Department, University of Texas at Austin.
Palnitkar, S., “Verilog HDL: A Guide to Digital Design and Synthesis”, Second Edition, 2003, pp. 341-360, 421-424, Sun Microsystems Press.
Weste, et al., “CMOS VLSI Design: A Circuits and Systems Perspective”, Third Edition, 2004, pp. 273-317.
Hoe, et al., “Hardware Synthesis from Term Rewriting Systems,” In the Proceedings of X IFIP International Conference on VLSI (VLSI '99), Massachusetts Institute of Technology, Computer Science and Artificial Intelligence Laboratory, Computation Structures Group, Memo 421A, Aug. 20, 1999.
Hoe, James C., “Operation-Centric Hardware Description and Synthesis”, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 23, No. 9, Sep. 2004, pp. 1277-1288.
Hoe, James C., “Operation-Centric Hardware Discription and Synthesis,” Massachusetts Institute of Technology, Apr. 28, 2000.
Wunderlich, Roland E., et al., “In-System FPGA Prototyping of an Itanium Microarchitecture,” Proceedings of the 22nd International Conference on Computer Design (ICCD 2004), Oct. 2004.
Arvind, et al., “Bluespec: Why Chip Design Can't be Left EE's,” University of California, Irvine, Mar. 22, 2004.
Nordin, Grace, et al., “Synchronous Extensions to Operation-Centric Hardware Description Languages,” IEEE, 2004.
Rosenband, et al., “Modular Scheduling of Atomic Actions,” Massachusetts Institute of Technology, Computer Science and Artificial Intelligence Laboratory, Computation Structures Group, Memo 463, Jun. 4, 2004.
Rosenband, et al., “Modular Scheduling of Guarded Atomic Actions,”In the Proceedings of the 41st Design Automation Conference (DAC), San Diego, CA, Massachusetts Institute of Technology, Computer Science and Artificial Intelligence Laboratory, Computation Structures Group, Memo 468, Jun. 2004.
Dave, Nirav “Designing a Reorder Buffer in Bluespec,” In Proceedings of Formal Methods and Models for Codesign (MEMOCODE '2004), San Diego, California, Massachusetts Institute of Technology, Computer Science and Artificial Intelligence Laboratory, Computation Structures Group, Memo 478, Jun. 2004.
Rosenband, et al., “The Ephemeral History Register: Flexible Scheduling for Rule-Based Designs,” In the Proceedings of Formal Methods and Models for Codesign (MEMOCODE '2004), San Diego, California, Massachusetts Institute of Technology, Computer Science and Artificial Intelligence Laboratory, Computation Structures Group, Memo 479, Jun. 22-25, 2004.
Dave, Nirav H., “Desiging a Processor in Bluespec,” Department of Electrical Engineering and Computer Science, Massachusetts Institute of Technology, Jan. 2005.
Nikhil, R., “Future Programming of FPGAs”, Bluespec, Inc., Feb. 23, 2004.
Bluespec, Inc.
Do Thuan
Loginov William A.
Loginov & Associates PLLC
LandOfFree
System and method for controlling simulation of hardware in... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for controlling simulation of hardware in..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for controlling simulation of hardware in... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2776610