Electrical computers and digital processing systems: memory – Storage accessing and control – Specific memory composition
Reexamination Certificate
2011-03-29
2011-03-29
Bragdon, Reginald G (Department: 2189)
Electrical computers and digital processing systems: memory
Storage accessing and control
Specific memory composition
C711S105000, C711SE12008
Reexamination Certificate
active
07917692
ABSTRACT:
A cache memory system and method includes a DRAM having a plurality of banks, and it also includes 2 SRAMs each having a capacity that is equal to the capacity of each bank of the DRAM. In operation, data read from a bank of the DRAM are stored in one of the SRAMs so that repeated hits to that bank are cached by reading from the SRAM. In the event of a write to a bank that is being refreshed, the write data are stored in one of the SRAMs. After the refresh of the bank has been completed, the data stored in the SRAM are transferred to the DRAM bank. A subsequent read or write to a second DRAM bank undergoing refresh and occurring during the transfer of data from an SRAM to the DRAM is stored in either the second bank or the other SRAM.
REFERENCES:
patent: 4829484 (1989-05-01), Arimoto et al.
patent: 5287481 (1994-02-01), Lin
patent: 5359722 (1994-10-01), Chan et al.
patent: 5421000 (1995-05-01), Fortino et al.
patent: 5471601 (1995-11-01), Gonzales
patent: 5473770 (1995-12-01), Vrba
patent: 5509132 (1996-04-01), Matsuda et al.
patent: 5577223 (1996-11-01), Tanoi et al.
patent: 5677878 (1997-10-01), Shirley et al.
patent: 5699317 (1997-12-01), Sartore et al.
patent: 5721862 (1998-02-01), Sartore et al.
patent: 5777942 (1998-07-01), Dosaka et al.
patent: 5787457 (1998-07-01), Miller et al.
patent: 5829026 (1998-10-01), Leung et al.
patent: 5829036 (1998-10-01), Klein
patent: 5831924 (1998-11-01), Nitta et al.
patent: 5835401 (1998-11-01), Green et al.
patent: 5875451 (1999-02-01), Joseph
patent: 5875452 (1999-02-01), Katayama et al.
patent: 5943681 (1999-08-01), Ooishi
patent: 5991851 (1999-11-01), Alwais et al.
patent: 5999474 (1999-12-01), Leung et al.
patent: 6002625 (1999-12-01), Ahn
patent: 6023428 (2000-02-01), Tran
patent: 6061759 (2000-05-01), Guo
patent: 6088760 (2000-07-01), Walker et al.
patent: 6128700 (2000-10-01), Hsu et al.
patent: 6131140 (2000-10-01), Rodgers et al.
patent: 6151269 (2000-11-01), Dosaka et al.
patent: 6151664 (2000-11-01), Borkenhagen et al.
patent: 6170036 (2001-01-01), Konishi et al.
patent: 6172893 (2001-01-01), Ryan
patent: 6172927 (2001-01-01), Taylor
patent: 6173356 (2001-01-01), Rao
patent: 6178133 (2001-01-01), Manning
patent: 6189073 (2001-02-01), Pawlowski
patent: 6215497 (2001-04-01), Leung
patent: 6226755 (2001-05-01), Reeves
patent: 6256707 (2001-07-01), Ooishi
patent: 6289413 (2001-09-01), Rogers et al.
patent: 6335896 (2002-01-01), Wahlstrom
patent: 6339817 (2002-01-01), Maesako et al.
patent: 6347063 (2002-02-01), Dosaka et al.
patent: 6360292 (2002-03-01), Manning
patent: 6415353 (2002-07-01), Leung
patent: 6438016 (2002-08-01), Keeth et al.
patent: 6445636 (2002-09-01), Keeth et al.
patent: 6466507 (2002-10-01), Ryan
patent: 6477073 (2002-11-01), Keeth et al.
patent: 6477631 (2002-11-01), Martin et al.
patent: 6563758 (2003-05-01), Shau
patent: 6564284 (2003-05-01), Christenson
patent: 6587918 (2003-07-01), Christenson
patent: 6601141 (2003-07-01), Ooishi
patent: 6629188 (2003-09-01), Minkin et al.
patent: 6697909 (2004-02-01), Wang et al.
patent: 6779076 (2004-08-01), Shirley
patent: 6965536 (2005-11-01), Shirley
patent: 2002/0006071 (2002-01-01), Ikeda et al.
patent: 2002/0069325 (2002-06-01), Pong et al.
Glaskowsky, Peter N., “MoSys Explains 1T-SRAM Technology,” MicroDesign Resources, MicroProcessor Report, Sep. 13, 1999, p. 23.
Dennison Charles H.
Keeth Brent
Ryan Kevin J.
Shirley Brian M.
Bragdon Reginald G
Faal Baboucarr
Lerner David Littenberg Krumholz & Mentlik LLP
Round Rock Research, LLC
LandOfFree
Method and system for using dynamic random access memory as... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system for using dynamic random access memory as..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for using dynamic random access memory as... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2766029