Static information storage and retrieval – Read/write circuit – Signals
Reissue Patent
2008-04-01
2008-04-01
Nguyen, Tan T. (Department: 2827)
Static information storage and retrieval
Read/write circuit
Signals
C365S233100, C327S158000, C327S161000
Reissue Patent
active
RE040205
ABSTRACT:
delete-start id="DEL-S-00001" date="20080401" ?Control on the speed of operation of a delay loop from the output of a variable delay circuit to a delay control input thereof is performed. For example, frequency-dividing circuits are respectively placed at the input and output of the variable delay circuit. A signal obtained by frequency-dividing a signal outputted from the variable delay circuit is supplied to one input of a phase comparator through a dummy delay circuit, and a signal obtained by frequency-dividing the input of the variable delay circuit is supplied to the other input of the phase comparator. Phase control is performed according to the result of comparison between the phases of both signals.delete-end id="DEL-S-00001" ?insert-start id="INS-S-00001" date="20080401" ?Control on the speed of operation of a delay loop from the output of a variable delay circuit to a delay control input thereof is performed. For example, frequency-dividing circuits are respectively placed at the input and output of the variable delay circuit. A signal obtained by frequency-dividing a signal outputted from the variable delay circuit is supplied to one input of a phase comparator through a dummy delay circuit, and a signal obtained by frequency-dividing the input of the variable delay circuit is supplied to the other input of the phase comparator. Phase control is performed according to the result of comparison between the phases of both signals.insert-end id="INS-S-00001" ?
REFERENCES:
patent: 5430394 (1995-07-01), McMinn et al.
patent: 5939913 (1999-08-01), Tomita
patent: 5987619 (1999-11-01), Hamamoto et al.
patent: 5990714 (1999-11-01), Takahashi
patent: 6128248 (2000-10-01), Idei et al.
patent: 6134182 (2000-10-01), Pilo et al.
patent: 6269051 (2001-07-01), Funaba et al.
patent: 6333875 (2001-12-01), Shinozaki et al.
patent: 6351166 (2002-02-01), Hashimoto
patent: 6366507 (2002-04-01), Akioka et al.
patent: 6525585 (2003-02-01), Iida et al.
patent: 10-112182 (1996-12-01), None
patent: 10-283060 (1997-04-01), None
patent: 11-127062 (1997-10-01), None
patent: 11-127063 (1997-10-01), None
JPO Notice of Reason of Refusal dated Oct. 26, 2007, in Japanese with English translation.
Funaba Seiji
Nakagome Yoshinobu
Nishio Yoji
Okuda Yuichi
A. Marquez, Esq. Juan Carlos
Elpida Memory Inc.
Fisher Esq. Stanley P.
Nguyen Tan T.
Reed Smith LLP
LandOfFree
Semiconductor device and timing control circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device and timing control circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device and timing control circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2759169