System and method for CPI load balancing in SMT processors

Electrical computers and digital processing systems: virtual mac – Task management or control – Process scheduling

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C718S107000

Reexamination Certificate

active

07353517

ABSTRACT:
A system and method for scheduling threads in a Simultaneous Multithreading (SMT) processor environment utilizing multiple SMT processors is provided. Poor performing threads that are being run on each of the SMT processors are identified. After being identified, the poor performing threads are moved to a different SMT processor. Data is captured regarding the performance of threads. In one embodiment, this data includes each threads' CPI value. When a thread is moved, data regarding the thread and its performance at the time it was moved is recorded along with a timestamp. The data regarding previous moves is used to determine whether a thread's performance is improved following the move.

REFERENCES:
patent: 5630128 (1997-05-01), Farrell et al.
patent: 5745778 (1998-04-01), Alfieri
patent: 5963911 (1999-10-01), Walker et al.
patent: 6549930 (2003-04-01), Chrysos et al.
patent: 6928482 (2005-08-01), Ben Nun et al.
patent: 2004/0268350 (2004-12-01), Welland et al.
Luo et al., “Balancing Throughput and Fairness in SMT Processors,” IEEE, 2001, p. 164-171.
Chen et al., “TEST: a Tracer for Extracting Speculative Threads,” IEEE Computer Society, Proceedings of the International Symposium on Code Generation and Optimization, Mar. 2003, pp. 301-312.
Fowler et al., “Using Performance Reflection in Systems Software,” USENIX Association, HotOSIX: The 9thWorkshop on Hot Topics in Operating Systems, May 2003, pp. 97-101.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

System and method for CPI load balancing in SMT processors does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System and method for CPI load balancing in SMT processors, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for CPI load balancing in SMT processors will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2748139

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.