Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2008-04-29
2008-04-29
Chiang, Jack (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000
Reexamination Certificate
active
07367001
ABSTRACT:
A method of verifying a digital design is disclosed. The method comprises generating a reference model for a first digital design and creating an operational model for a second digital design, wherein the first digital design and the second digital design are intended to have a same logical function. A plurality of testcase types are then created by constraining one or more internal signals, and one or more test scripts representing the plurality of testcase types are produced. The method also includes verifying the second digital design with a testing simulation program by comparing results of the test scripts from the operational model and the reference model.
REFERENCES:
patent: 5729554 (1998-03-01), Weir et al.
patent: 5831991 (1998-11-01), Miller et al.
patent: 5845064 (1998-12-01), Huggins
patent: 5875196 (1999-02-01), Chakradhar et al.
patent: 6141630 (2000-10-01), McNamara et al.
patent: 6530054 (2003-03-01), Hollander
patent: 6539345 (2003-03-01), Jones et al.
patent: 6885983 (2005-04-01), Ho et al.
patent: 6944848 (2005-09-01), Hartman et al.
patent: 7073143 (2006-07-01), Huang
Berg et al.,Formal Verification of the VAMP Floating Point Unit, 2001, CHARME, p. 325-339.
Aagaard et al., Formal Verification using parametric representations of Boolean Constraints, 1999, ACM, pages.
Chen, Y.A. & Bryant R. “Computer Aided Verification”, Conference, Jun. 2-Jul. 2, 1998, 8 pp., vol. 1427, ISBN 3-540-64608-6, USA.
Baumgartner Jason Raymond
Jacobi Christian
Paruthi Viresh
Weber Kai Oliver
Chiang Jack
Dillon & Yudell LLP
Doan Nghia M.
International Business Machines - Corporation
Salys Casimer K.
LandOfFree
Method, system and computer program product for verification... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method, system and computer program product for verification..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method, system and computer program product for verification... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2744152