Test pads coupled with leads unconnected with die pads

Details Test pads coupled with leads unconnected with die pads Test pads coupled with leads unconnected with die pads

2011-06-07

2011-06-07

Picardat, Kevin M (Department: 2822)

Active solid-state devices (e.g., transistors, solid-state diode

Test or calibration structure

C324S762010

Reexamination Certificate

active

07956357

ABSTRACT:
Timely testing of die on wafer reduces the cost to manufacture ICs. This disclosure describes a die test structure and process to reduce test time by adding test pads on the top surface of the die. The added test pads allow a tester to probe and test more circuits within the die simultaneously. Also, the added test pads contribute to a reduction in the amount of test wiring overhead traditionally required to access and test circuits within a die, thus reducing die size.

REFERENCES:
patent: 5506499 (1996-04-01), Puar
patent: 6097098 (2000-08-01), Ball
patent: 6180426 (2001-01-01), Lin
patent: 6535999 (2003-03-01), Merritt et al.
patent: 7399990 (2008-07-01), Maruyama
patent: 7569853 (2009-08-01), Whetsel et al.

Affiliated with

Also associated with

Rating

Test pads coupled with leads unconnected with die pads does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Test pads coupled with leads unconnected with die pads, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Test pads coupled with leads unconnected with die pads will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2741779