Field programmable gate array including a non-volatile user...

Details Field programmable gate array including a non-volatile user... Field programmable gate array including a non-volatile user...

2011-04-05

2011-04-05

Barnie, Rexford N (Department: 2819)

Electronic digital logic circuitry

Multifunctional or programmable

Array

C326S016000, C326S047000

Reexamination Certificate

active

07919979

ABSTRACT:
An integrated circuit includes a programmable logic unit and an on-chip non-volatile memory. A JTAG port, TAP controller circuit, and program/erase control circuitry provide user access to the non-volatile memory for storage of user data. The non-volatile memory may also be used to store device data such as a serial number, product identification number, date code, or security data. Portions of the non-volatile memory may be made unavailable to the user once programmed, while other portions of the non-volatile may remain available for user access.

REFERENCES:
patent: 4758745 (1988-07-01), Elgamal et al.
patent: 4870302 (1989-09-01), Freeman
patent: 5132571 (1992-07-01), McCollum et al.
patent: 5841867 (1998-11-01), Jacobson et al.
patent: 5949987 (1999-09-01), Curd et al.
patent: 6366117 (2002-04-01), Pang et al.
patent: 6525557 (2003-02-01), McManus et al.
patent: 6651199 (2003-11-01), Shokouhi
patent: 6757844 (2004-06-01), Lulla et al.
patent: 6828823 (2004-12-01), Tsui et al.
patent: 6851013 (2005-02-01), Larsen et al.
patent: 6894527 (2005-05-01), Donlin et al.
patent: 6925583 (2005-08-01), Khu et al.
patent: 6970392 (2005-11-01), Au et al.
patent: 7078929 (2006-07-01), Draper et al.
patent: 7081771 (2006-07-01), Agrawal et al.
patent: 7200235 (2007-04-01), Trimberger
patent: 7242218 (2007-07-01), Camarota et al.
patent: 7256610 (2007-08-01), Balasubramanian et al.
patent: 7284106 (2007-10-01), Fernald
patent: 7313730 (2007-12-01), Ryser
patent: 7382155 (2008-06-01), Beal et al.
patent: 2005/0175182 (2005-08-01), Ueno et al.
patent: 2005/0289355 (2005-12-01), Kitariev et al.
patent: 2006/0119384 (2006-06-01), Camarota et al.
patent: 2009/0058462 (2009-03-01), Mason et al.
“Lattice Expands Its Revolutionary ispXPLD Family with 1, 024 and 256 Macrocell Members”, Lattice Semiconductor Corporation, http://www.latticesemiconductor.com/coporate
ewscenter/productnews/2003/r03084expsitsrev..., 2 pages, Aug. 4, 2003.
MAX II Device Handbook, vol. 1, Altera Corporation, Cover Page-A4, Mar. & Jun. 2004.
“Altera Begins Shipping MAX II Devices, Industry's Lowest-Cost CPLDs”, Altera Corp., Page URL: http://www.altera.com/corporate
ews—room/releases/releases—archive/2004/products
r-max2—shipping.html, 2 pages, Jul. 20, 2004.
“FPGA Design Security Solution Using MAX II Devices”, White Paper, Altera Corporation, pp. 1-7, Sep. 2004, version 1.0.
Office Action dated Mar. 16, 2009 in co-pending in U.S. Appl. No. 12/265,531, filed Nov. 5, 2008 entitled “Field Programmable Gate Array Including a Non-Volatile User Memory and Method for Programming.”
Final office action mailed Jun. 21, 2010 in co-pending U.S. Appl. No. 12/265,531, filed Nov. 5, 2008 entitled Field Programmable Gate Array Including a Nonvolatile User Memory and Method for Programming, 11 pages.

Affiliated with

Also associated with

Rating

Field programmable gate array including a non-volatile user... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Field programmable gate array including a non-volatile user..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Field programmable gate array including a non-volatile user... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2713012