Lempel Ziv compression architecture

Details Lempel Ziv compression architecture Lempel Ziv compression architecture

2011-05-03

2011-05-03

Park, Ilwoo (Department: 2182)

Electrical computers and digital data processing systems: input/

Input/output data processing

Peripheral adapting

C341S051000, C341S063000

Reexamination Certificate

active

07937510

ABSTRACT:
A data compression architecture comprises a shift register structure comprising first and second parallel paths, each comprising several shift register elements for storing previously received data characters. Each shift register element in the first path is paired with a respective shift register element in the second path. An input shift register stores input data characters in pairs during successive clock cycles. Logic circuitry compares the input data characters with each of the previously received data characters stored in the pairs of shift register elements to detect a match during one or more clock cycles. The logic circuitry determines a length of a sequence of received input data characters by determining a number of clock cycles during which a match is detected in a particular pair of shift register elements, and applies a correction factor based on a type of match detected at a beginning and end of the sequence.

REFERENCES:
patent: 5003307 (1991-03-01), Whiting et al.
patent: 5150430 (1992-09-01), Chu
patent: 5525982 (1996-06-01), Cheng et al.
patent: 5874907 (1999-02-01), Craft
patent: 5930790 (1999-07-01), Law et al.
patent: 6127950 (2000-10-01), Yamauchi
patent: 6392571 (2002-05-01), Chen et al.
patent: 7071854 (2006-07-01), Cardosa et al.
Ohta, A. ; Isshiki, T. ; Kunieda, H., New FPGA Architecture for Bit-Serial Pipeline Datapath, Apr. 17, 1998, FPGAs for Custom Computing Machines, 1998. Proceedings. IEEE Symposium on, pp. 58-68.
Seek Chang Kim ; Byeon Gi Lee, Realizations of parallel and multibit-parallel shift register generators, Sep. 1997, IEEE Transactions on Communications, pp. 1053-1060.
Jung et al., “Efficient VLSI for Lempel-Ziv Compression in Wireless Data Communication Networks”, Sep. 1998, pp. 475-483, vol. 6(3).
Ziv, et al., “A Universal Algorithm for Sequential Data Compression”, May 1977, pp. 337-343, vol. IT-23.

Affiliated with

Also associated with

Rating

Lempel Ziv compression architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Lempel Ziv compression architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Lempel Ziv compression architecture will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2706402