Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2011-07-19
2011-07-19
Gebremariam, Samuel A (Department: 2811)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S623000, C438S629000, C438S638000, C438S687000, C257SE21580
Reexamination Certificate
active
07981790
ABSTRACT:
There is provided a semiconductor device and method of fabricating the same that employs an insulation film of a borazine-based compound to provided enhanced contact between a material for insulation and that for interconnection, increased mechanical strength, and other improved characteristics. The semiconductor device includes a first insulation layer having a recess with a first conductor layer buried therein, an etching stopper layer formed on the first insulation layer, a second insulation layer formed on the etching stopper layer, a third insulation layer formed on the second insulation layer, and a second conductor layer buried in a recess of the second and third insulation layers. The second and third insulation layers are grown by chemical vapor deposition with a carbon-containing borazine compound used as a source material and the third insulation layer is smaller in carbon content than the second insulation layer.
REFERENCES:
patent: 7427443 (2008-09-01), Uchimaru et al.
patent: 2003/0001278 (2003-01-01), Kojima et al.
patent: 2003/0201465 (2003-10-01), Ryuzaki et al.
patent: 2004/0135255 (2004-07-01), Matsunaga et al.
patent: 2007/0281465 (2007-12-01), Otsuka
patent: 2000-58538 (2000-02-01), None
patent: 2003-17561 (2003-01-01), None
patent: 2003-124307 (2003-04-01), None
patent: 2003-309173 (2003-10-01), None
patent: 2004-186649 (2004-07-01), None
Satoshi Sugahara, et al., “A Proposed Organic-Silica Film for Inter-Metal-Dielectric Application”, Jpn J. Appl. Phys., vol. 38, Mar. 1999, pp. 1428-1432, Part 1, No. 3A.
Goto Kinya
Kumada Teruhiko
Matsuura Masazumi
Nobutoki Hideharu
Yasuda Naoki
Gebremariam Samuel A
Oblon, Spivak McClelland, Maier & Neustadt, L.L.P.
Renesas Electronics Corporation
LandOfFree
Semiconductor device and method of fabricating the same does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device and method of fabricating the same, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device and method of fabricating the same will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2698033