Electrical computers and digital processing systems: support – Data processing protection using cryptography
Reexamination Certificate
2011-05-03
2011-05-03
Smithers, Matthew B (Department: 2437)
Electrical computers and digital processing systems: support
Data processing protection using cryptography
C713S164000, C713S173000, C380S044000, C726S011000, C708S603000, C709S230000, C712S010000
Reexamination Certificate
active
07937594
ABSTRACT:
A digital logic circuit comprises a programmable logic device and a programmable security circuit. The programmable security circuit stores a set of authorized configuration security keys. The programmable security circuit compares the authorized configuration security keys with an incoming configuration request, and selectively enables a new configuration for the programmable logic device in response to the configuration request. In another exemplary embodiment, a programmable security circuit also stores a set of authorized operation security keys. The programmable security circuit compares the authorized operation security keys with an incoming operation request from the programmable logic device, and selectively enables an operation within the programmable logic device in response to the operation request.
REFERENCES:
patent: 4935734 (1990-06-01), Austin et al.
patent: 5448698 (1995-09-01), Wilkes
patent: 5499192 (1996-03-01), Knapp et al.
patent: 5535406 (1996-07-01), Kolchinsky
patent: 5682478 (1997-10-01), Watson et al.
patent: 5848231 (1998-12-01), Teitelbaum et al.
patent: 5896499 (1999-04-01), McKelvey
patent: 5907580 (1999-05-01), Cummings
patent: 5943481 (1999-08-01), Wakeland
patent: 6006321 (1999-12-01), Abbott
patent: 6029245 (2000-02-01), Scanlan
patent: 6061417 (2000-05-01), Kelem
patent: 6076152 (2000-06-01), Huppenthal et al.
patent: 6118869 (2000-09-01), Kelem et al.
patent: 6247036 (2001-06-01), Landers et al.
patent: 6654889 (2003-11-01), Trimberger
patent: 6671810 (2003-12-01), Jardin
patent: 6721581 (2004-04-01), Subramanian
patent: 6904527 (2005-06-01), Parlour et al.
patent: 0 895 164 (1999-02-01), None
patent: 10-055135 (1998-02-01), None
patent: WO-97/16003 (1997-05-01), None
patent: WO 2004010320 (2004-01-01), None
Ingrid Verbauwhede, Patrick Schaumont, “The happy marriage of architecture and application in next-generation reconfigurable systems”, Apr. 2004, CF '04: Proceedings of the 1st conference on Computing frontiers, Publisher: ACM, pp. 363-376.
Abnous et al., “Utlra-Low-Power Domain-Specific Multimedia Processors”, Dept. of Electrical Engineering and Computer Sciences, University of California, Berkeley, CA, U.S.A., IEEE, pp. 461-470 (1996).
Mirsky et al., “Matrix: A Reconfigurable Computing Architecture with Configurable Instruction Distribution and Deployable Resources”, FPGAS for Custom Computing Machines, 1996 Proceedings. IEEE Symposium on Napa Valley, CA, U.S.A., Apr. 17-19, 1996 & IEEE Comput. Soc., US, Los Alamitos, CA, U.S.A., XP010206378, pp. 157-166 (1996).
Rupp, Ph.D. et al., “The NAPA Adaptive Processing Architecture”, FPGAS For Custom Computing Machines, 1998 Proceedings, IEEE Symposium on NAPA Valley, CA, U.S.A., Apr. 15-17, 1998 & IEEE Comput. Soc. US, XP010298175, pp. 28-37 (1998).
Ralston John D.
Varn David K.
Wasson Stephen L.
Dickstein & Shapiro LLP
Fields Courtney D
Infineon - Technologies AG
Smithers Matthew B
LandOfFree
Apparatus and method for a programmable security processor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus and method for a programmable security processor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for a programmable security processor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2692521