Multi-threaded write interface and methods for increasing...

Data processing: database and file management or data structures – Data integrity – Concurrent read/write management using locks

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C707S827000

Reexamination Certificate

active

07865485

ABSTRACT:
A write interface in a file server provides permission management for concurrent access to data blocks of a file, ensures correct use and update of indirect blocks in a tree of the file, preallocates file blocks when the file is extended, solves access conflicts for concurrent reads and writes to the same block, and permits the use of pipelined processors. For example, a write operation includes obtaining a per file allocation mutex (mutually exclusive lock), preallocating a metadata block, releasing the allocation mutex, issuing an asynchronous write request for writing to the file, waiting for the asynchronous write request to complete, obtaining the allocation mutex, committing the preallocated metadata block, and releasing the allocation mutex. Since no locks are held during the writing of data to the on-disk storage and this data write takes the majority of the time, the method enhances concurrency while maintaining data integrity.

REFERENCES:
patent: 5155845 (1992-10-01), Beal et al.
patent: 5163131 (1992-11-01), Row et al.
patent: 5175837 (1992-12-01), Arnold et al.
patent: 5175852 (1992-12-01), Johnson et al.
patent: 5218695 (1993-06-01), Noveck et al.
patent: 5355453 (1994-10-01), Row et al.
patent: 5375232 (1994-12-01), Legvold et al.
patent: 5379412 (1995-01-01), Eastridge et al.
patent: 5642501 (1997-06-01), Doshi et al.
patent: 5701516 (1997-12-01), Cheng et al.
patent: 5802366 (1998-09-01), Row et al.
patent: 5819292 (1998-10-01), Hitz et al.
patent: 5835953 (1998-11-01), Ohran
patent: 5893140 (1999-04-01), Vahalia et al.
patent: 5915264 (1999-06-01), White et al.
patent: 5931918 (1999-08-01), Row et al.
patent: 5960446 (1999-09-01), Schmuck et al.
patent: 5963962 (1999-10-01), Hitz et al.
patent: 6065037 (2000-05-01), Hitz
patent: 6065065 (2000-05-01), Murakami et al.
patent: 6076148 (2000-06-01), Kedem
patent: 6122630 (2000-09-01), Strickler et al.
patent: 6157991 (2000-12-01), Arnon
patent: 6269431 (2001-07-01), Dunham
patent: 6279011 (2001-08-01), Muhlestein
patent: 6324581 (2001-11-01), Xu et al.
patent: 6434681 (2002-08-01), Armangau
patent: 6449614 (2002-09-01), Marcotte
patent: 6502205 (2002-12-01), Yanai et al.
patent: 6697846 (2004-02-01), Soltis
patent: 6925515 (2005-08-01), Burns et al.
patent: 7039663 (2006-05-01), Federwisch et al.
patent: 7103586 (2006-09-01), Holenstein et al.
patent: 7124266 (2006-10-01), Harmer et al.
patent: 2002/0133507 (2002-09-01), Holenstein et al.
patent: 2004/0054866 (2004-03-01), Blumenau
patent: 2005/0039049 (2005-02-01), Chang et al.
patent: 2005/0044080 (2005-02-01), Fridella et al.
patent: 2005/0044162 (2005-02-01), Liang et al.
patent: 2005/0050107 (2005-03-01), Mane et al.
patent: 2005/0065985 (2005-03-01), Tummala et al.
patent: 2005/0065986 (2005-03-01), Bixby et al.
EMC Celerra SE5 File Server, EMC Corporation, Hopkinton, Mass. 01748-9103, 2002, 2 pages.
“Celerra File Server in the E-Infostructure,” EMC Corporation, Hopkinton, Mass., 2000, 9 pages.
“Celerra File Server Architecture for High Availability,” EMC Corporation, Hopkinton, Mass., Aug. 1999, 7 pages.
Chutani, Sailesh, et al., “The Episode File System,” Carnegie Mellon University IT Center, Pittsburgh, PA, Jun. 1991, 18 pages.
Vahalia, Uresh,UNIX Internals: The New Frontier, Chapter 9, “File System Implementations,” Prentice Hall, Inc., Upper Saddle River, New Jersey, pp. 261-289.
Helen S. Raizen and Stephen C. Schwarm, “Building a Semi-Loosely Coupled Multiprocessor System Based on Network Process Extension;” Pre-publication Jan. 29, 1991 (To be published by 1991 USENIX Symposium on Experiences with Distributed &Multiprocessor Systems), pp. 1-17.
Miruja et al., “Design and Evaluation of the High Performance Multi-Processor Server,” Proceedings—IEEE International Conference on Computer Design: VLSI in Computers and Processors; Cambridge, Mass. Oct. 10-12, 1994, 1063-6404/94, 1994, IEEE, pp. 66-69.
“Intel® Xeon™ Processor: Unparalleled Value and Flexibility for Small and Medium Business Server Applications;” 2002, Intel Corporation (4 pages).
“Intel® Server Board SE7500WV2: Superior Performance for Reliable and Manageable High-Density Solutions;” 2002, Intel Corporation (6 pages).
“Building Cutting-Edge Server Applications; Intel® Xeon™ Processor Family Features the Intel NetBurst™ Microarchitecture with Hyper-Threading Technology;” 2002, Intel Corporation, pp. 1-9.
“Intel® Pentium® 4 and Intel® Xeon™ Processor Optimization” Reference Manual, 2002, Intel Corporation, U.S.A., pp. i to xxv, 1-1 to 1-27, 2-1 to 2-75, 7-1 to 7-33.
Hennessy, John L., and Patterson, David A.,Computer Architecture: A Quantitative Approach, Morgan Kaufmann Publishers, Inc., San Mateo, CA, 1990, pp. 250-284.
Troiani, Mario et al., “The VAX 8600 I Box, A Pipelined Implementation of the VAX Architecture,”Digital Technical Journal, No. 1, Aug. 1985, pp. 24-42.
Kaplan, Steven M., Wiley Electrical and Electronics Engineering Dictionary, 2004, pp. 780, 283, John Wiley & Sons, Inc., Hoboken, NJ.
Tzu, Sun, Art of War, 6th Century B.C., Chapter I paragraphs 1-5, Chapter XI paragraphs 1 and 20-25, China (English translation and commentary by Lionel Giles, 1910, published in Project Gutenberg eBook #132, May 1994, Project Gutenberg Literary Archive Foundation, Salt Lake City, Utah).
Global Recovery Demonstration: SRDF/A and PRIMECLUSTER—EMC Remote Data Facility/Asynchronous, Fujitsu Siemens Computers PRIMECLUSTER, Feb. 2004, 26 pages, EMC Corporation, Hopkinton, MA.
Cone, Edward, Cantor Fiitzgerald—Forty Seven Hours, Oct. 29, 2001, 6 pages, Baseline Magazine, Ziff Davis Publishing Holdings Inc., New York, New York.
Humer, Caroline, IBM Disaster Recovery Center Buzzes After Attacks, VARBusiness, Sep. 24, 2001, 7 pages, CMP Media LLC, Manhasset, New York.
Witty, Roberta, & Scott, Donna, Disaster Recovery Plans and Systems are Essential, ID No. FT-14-5021, Sep. 12, 2001, 3 pages, Gartner Inc., Stamford, CT.
Komiega, Kevin, Tragedy could force businesses to rethink disaster recovery plans, Sep. 13, 2001, 4 pages, Storage Technology News,TechTarget, Needham, MA.
Olavsrud, Thor, Data Recovery After Disaster, Sep. 17, 2001, 5 pages, ISP News, Jupitermedia Corporation, Darien, CT.
Kovor, Joseph F, Disaster Recovery, CRN, Sep. 20, 2001, 2 pages, CMP Media LLC, Manhasset, New York.
Kaplan, Steven M., Wiley Electrical and Electronics Engineering Dictionary, IEEE Press, 2004, pp. 167, 168, 283, 284, 503, 504, 698, 750, John Wiley & Sons, Hoboken, NJ.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Multi-threaded write interface and methods for increasing... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multi-threaded write interface and methods for increasing..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-threaded write interface and methods for increasing... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2692520

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.