Dynamic control of power consumption in self-timed circuits

Details Dynamic control of power consumption in self-timed circuits Dynamic control of power consumption in self-timed circuits

1996-06-27

1998-04-07

Sheikh, Ayaz R.

G06F 132

Patent

active

057376140

ABSTRACT:
A system and method are provided which automatically change the rate of data transfer between stages of control logic connected in a pipelined fashion, based upon a control signal generated by a sensor which determines the power consumption of the integrated circuit. Delay circuits are disposed intermediate of each stage in the pipeline and receive an input from the sensor which is connected to the delay circuits. The data input to the next subsequent stage from the previous stage in the pipeline is gated based on the state of the delay circuitry. That is, when the sensor determines that a high power condition exists, the delay circuitry is enabled such that the data transfer between stages in the pipeline slows down. However, when the sensor determines that the power consumption situation is at an acceptable level, the delay circuitry is disabled such that data can then be transferred between stages in the pipeline at a high frequency.

REFERENCES:
patent: 4093871 (1978-06-01), Plumb et al.
patent: 4716551 (1987-12-01), Inagaki
patent: 4766567 (1988-08-01), Kato
patent: 4980851 (1990-12-01), Komori et al.
patent: 5073838 (1991-12-01), Ames
patent: 5222239 (1993-06-01), Rosch
patent: 5361060 (1994-11-01), Onozaki
patent: 5373204 (1994-12-01), Muramatsu et al.
patent: 5465367 (1995-11-01), Reddy et al.
patent: 5483102 (1996-01-01), Neal et al.
patent: 5572453 (1996-11-01), Miyake et al.
patent: 5574352 (1996-11-01), Endo et al.
patent: 5576643 (1996-11-01), Kobayashi et al.
patent: 5590061 (1996-12-01), Hollowell, II et al.
patent: 5628001 (1997-05-01), Cepuran
IBM Technical Disclosure Bulletin, vol. 38, No. 5, May, 1995, pp. 465-468, "Differential Current Switch Data Interface to an EDA Drive Bipolar Embedded Array".
IBM Technical Disclosure Bulletin, vol. 38, No. 1, Jan., 1995, pp. 27-34, "Algorithm for Incremental Timing Analysis".
IBM Technical Disclosure Bulletin, vol. 33, No. 12, May, 1991, pp. 439-441, "Efficient Power-Supply Decoupling Scheme for Dynamic Rams".
IBM Technical Disclosure Bulletin, vol. 29, No. 10, Mar., 1987, pp. 4527-4528, "Infrared Transmitter with Dual Power Levels".
IBM Technical Disclosure Bulletin, vol. 22, No. 1, Jun., 1979, pp. 142-143, "Cache Bit Selection Circuit".
IBM Technical Disclosure Bulletin, vol. 22, No. 1, Jun., 1979, pp. 140-141, "Cache Bit Selection Circuit".

Affiliated with

Also associated with

Rating

Dynamic control of power consumption in self-timed circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Dynamic control of power consumption in self-timed circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dynamic control of power consumption in self-timed circuits will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-26891