Processor and its instruction issue method

Details Processor and its instruction issue method Processor and its instruction issue method

2011-04-26

2011-04-26

Pan, Daniel (Department: 2183)

Electrical computers and digital processing systems: processing

Processing control

C712S213000

Reexamination Certificate

active

07934079

ABSTRACT:
An instruction issue method for use in a pipelined processor, comprising the steps of: decoding an instruction to be processed to get a type of the instruction; computing the number of cycles to be occupied at execution stage for the instruction, according to the type of the instruction; marking a target operand of the instruction as acquirable in a predefined cycle before the instruction enters write-back stage, according to the number of cycles, so that subsequent instructions taking the target operand as their source operands perform subsequent operations according to the case that the target operand is acquirable.

REFERENCES:
patent: 4736288 (1988-04-01), Shintani et al.
patent: 5850552 (1998-12-01), Odani et al.
patent: 6101597 (2000-08-01), Colwell et al.
patent: 6119219 (2000-09-01), Webb et al.
patent: 6161173 (2000-12-01), Krishna et al.
patent: 6249862 (2001-06-01), Chinnakonda et al.
patent: 6393550 (2002-05-01), Fetterman et al.
patent: 6601162 (2003-07-01), Teruyama
patent: 7617385 (2009-11-01), Indukuru et al.
patent: 2002/0032558 (2002-03-01), Strong et al.
patent: 2002/0166112 (2002-11-01), Martin et al.
patent: 1160627 (2004-08-01), None
patent: 1534462 (2004-10-01), None
patent: 1 462 934 (2004-09-01), None
patent: 01/50249 (2001-07-01), None
Stark, J; et al “On Pipelining Dynamic Instruction Scheduling Logic” Micro-33. Proceedings of the 33rd Annual ACM/IEEE International Symposium on Microarchitecture. IEEE Computer Society, Dec. 10, 2000, pp. 57-66.
Brown, M. D; et al “Select-Free Instruction Scheduling Logic” Micro-34. Proceedings of the 34th Annual ACM/IEEE International Symposium on Microarchitecture. IEEE Computer Society, Dec. 1, 2001, pp. 204-213.
Raasch, S. E; et al “A Scalable Instruction Queue Design Using Dependence Chains” Proceedings of the 29th International Symposium on Computer Achitecture. ISCA 2002. May 25, 2002, pp. 318-329.
International Preliminary Report on Patentability for Int'l. Patent Appln. No. PCT/IB2006/050082 (Jul. 17, 2007).

Affiliated with

Also associated with

Rating

Processor and its instruction issue method does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Processor and its instruction issue method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Processor and its instruction issue method will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2680220