Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Configuration or pattern of bonds
Reexamination Certificate
2011-06-07
2011-06-07
Parekh, Nitin (Department: 2811)
Active solid-state devices (e.g., transistors, solid-state diode
Combined with electrical contact or lead
Configuration or pattern of bonds
C257S773000, C257S737000, C257SE23021
Reexamination Certificate
active
07956474
ABSTRACT:
Structures, architectures, systems, an integrated circuit, methods and software for configuring an integrated circuit for multiple packaging types and/or selecting one of a plurality of packaging types for an integrated circuit. The structure generally comprises a bump pad, a plurality of bond pads configured for independent electrical connection to the bump pad, and a plurality of conductive traces, each adapted to electrically connect one of the bond pads to the bump pad. The software is generally configured to place and route components of such a structure. The method of configuring generally includes the steps of forming the bump pad, the bond pads, and the conductive traces from an uppermost metal layer, and forming an insulation layer thereover. The method of selecting generally comprises the uppermost metal layer-forming step, and forming either (i) a wire bond to at least one of the bond pads, or (ii) a bumping metal configured to electrically connect at least one of the bond pads to the bump pad. The present invention advantageously provides reduced manufacturing costs and reduced inventory management issues by enabling one device to be manufactured at a wafer level for a plurality of different packaging options, thereby enabling packaging decisions to be made at a later time in the manufacturing process.
REFERENCES:
patent: 5707894 (1998-01-01), Hsiao
patent: 5744870 (1998-04-01), Casper
patent: 5886414 (1999-03-01), Galloway
patent: 6061060 (2000-05-01), Berry et al.
patent: 6577017 (2003-06-01), Wong
patent: 6917105 (2005-07-01), Alter
patent: 7034402 (2006-04-01), Seshan
patent: 7098540 (2006-08-01), Mohan et al.
patent: 7271489 (2007-09-01), Lin et al.
patent: 7372161 (2008-05-01), Lin et al.
patent: 2003/0045026 (2003-03-01), Fogal et al.
patent: 2003/0234393 (2003-12-01), Cowles et al.
patent: 2003/0235926 (2003-12-01), Knollenberg et al.
patent: 2003/0235929 (2003-12-01), Cowles et al.
patent: 2005/0048695 (2005-03-01), Chia et al.
patent: 2006/0131748 (2006-06-01), Seshan
Kao Huahung
Leistiko Tyson
Marvell International Ltd.
Parekh Nitin
LandOfFree
Structures, architectures, systems, methods, algorithms and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Structures, architectures, systems, methods, algorithms and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Structures, architectures, systems, methods, algorithms and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2679894