Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction
Reexamination Certificate
2011-01-04
2011-01-04
Lamarre, Guy J (Department: 2112)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital data error correction
C714S784000, C708S492000
Reexamination Certificate
active
07865806
ABSTRACT:
Methods and apparatus reducing the number of multipliers in Galois Field arithmetic are disclosed. Methods and apparatus for implementing n-valued Linear Feedback Shift Register (LFSR) based applications with a reduced number of multipliers are also disclosed. N-valued LFSRs with reduced numbers of multipliers in Fibonacci and in Galois configuration are demonstrated. Multiplier reduction methods are extended to n-valued functions with more than 2 inputs. Methods to create multiplier reduced multi-input n-valued function truth tables are disclosed. Methods and apparatus to implement these truth tables with a limited number of n-valued inverters are also disclosed. Scrambler/descrambler combinations with adders and multipliers over GF(2p) are provided. Communication, data storage and digital rights management systems using multiplier reduction methods and apparatus or the disclosed scrambler/descrambler combination are also provided.
REFERENCES:
patent: 3515805 (1970-06-01), Fracassi et al.
patent: 4642808 (1987-02-01), Baggen
patent: 4703485 (1987-10-01), Patel
patent: 5768168 (1998-06-01), Im
patent: 5812438 (1998-09-01), Lan et al.
patent: 6003057 (1999-12-01), Dworkin et al.
patent: 6141786 (2000-10-01), Cox et al.
patent: 6259388 (2001-07-01), Zhao
patent: 6473779 (2002-10-01), Wolf
patent: 6550035 (2003-04-01), Okita
patent: 6587864 (2003-07-01), Stein et al.
patent: 6725415 (2004-04-01), Ishiwaki
patent: 6760742 (2004-07-01), Hoyle
patent: 6766345 (2004-07-01), Stein et al.
patent: 2004/0054703 (2004-03-01), Huber et al.
patent: 2004/0078408 (2004-04-01), Miller et al.
patent: 2006/0123325 (2006-06-01), Wilson et al.
Shu Lin, et al., Error Control Coding, 2004 Pearson Education, Upper Saddle River, NJ, USA, pp. 148, 149, 150, 153 and 180.
John Gill, EE 387 #18 Handout #37, Stanford University, 16 pages, downloaded from Internet, no longer available.
Bernard Sklar, Reed-Solomon Codes, no date, downloaded from http://informit.staging.informit.mttech.com/content/images/art—sklar7—reed-solomon/elementLinks/art—sklar7—reed-solomon.pdf.
Hsie-Chia Chang, et al., “A High Speed Reed-Solomon decoder chip using inversionless decomposed architecture for Euclidean algorithm”, 2002 European Solid-State Circuits Conference, Firenze, Italy, p. 519-522.
The Mathworks Communications Blockset: Scrambler Block 2006, downloaded from http://www.mathworks.com/access/helpdesk/help/toolbox/commblks/ref/scrambler.html.
The Mathworks Communications Blockset: Descrambler Block 2006, downloaded from http://www.mathworks.com/access/helpdesk/help/toolbox/commblks/ref/descrambler.html.
The Mathworks, Communications Blockset for Use with Simulink, User's Guide, version 2.0, 2000, p. 4-150 and 4-151.
The Mathworks, Communications Blockset for Use with Simulink, User's Guide, version 2.0, 2000, p. 4-399 and 4-400.
The Mathworks, MatLab 7.1 R14, Communication Blockset, Help Files, Decscrambler, 2005, 3 pages.
Diehl Servilla LLC
Lamarre Guy J
LandOfFree
Methods and apparatus in finite field polynomial... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods and apparatus in finite field polynomial..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods and apparatus in finite field polynomial... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2672437