DLL circuit with wide-frequency locking range and...

Details DLL circuit with wide-frequency locking range and... DLL circuit with wide-frequency locking range and...

2011-08-09

2011-08-09

Liu, Shuwang (Department: 2611)

Pulse or digital communications

Synchronizers

Phase displacement, slip or jitter correction

C375S373000, C375S354000

Reexamination Certificate

active

07995699

ABSTRACT:
A delay-locked loop (DLL) circuit. In the evaluation period, the DLL circuit adjusts needed delay period of time for a reference clock signal by adjusting the amount of the used delay units which each of has fixed delay period of time digitally and controlling the delay period of time of the voltage control delay circuit analogically. In the locking period, the DLL circuit utilizes the delay time of the delay units, which is decided in the evaluation period, along with the voltage control delay circuit, to lock phase of the reference clock signal. In this way, the stability of the delay period of time of the voltage control delay circuit increases.

REFERENCES:
patent: 7042971 (2006-05-01), Flanagan et al.

Affiliated with

Also associated with

Rating

DLL circuit with wide-frequency locking range and... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with DLL circuit with wide-frequency locking range and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and DLL circuit with wide-frequency locking range and... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2665840