Static information storage and retrieval – Systems using particular element – Ferroelectric
Reexamination Certificate
2011-04-12
2011-04-12
Bragdon, Reginald G (Department: 2189)
Static information storage and retrieval
Systems using particular element
Ferroelectric
C365S149000, C365S189150, C365S189160, C365S222000
Reexamination Certificate
active
07924599
ABSTRACT:
A non-volatile memory cell and related system utilize ferroelectric capacitors as data storage elements. Circuitry is provided for writing to a single ferroelectric capacitor storage element, as well as to dual storage elements operating inversely. The storage elements are read by use of a sense amplifier in a configuration which automatically restores the original data states, thereby eliminating the need for a subsequent restore operation. Memory systems are described which include circuitry for driving bit lines, word lines and drive lines to accomplish both the write and read operations.
REFERENCES:
patent: 2839739 (1958-06-01), Anderson et al.
patent: 2859428 (1958-11-01), Young
patent: 2872661 (1959-02-01), Young
patent: 2876436 (1959-03-01), Anderson
patent: 2884618 (1959-04-01), Epstein
patent: 2938194 (1960-05-01), Anderson
patent: 3002182 (1961-09-01), Anderson
patent: 3018412 (1962-01-01), Asars
patent: 3100887 (1963-08-01), Wolfe
patent: 3183490 (1965-05-01), Cubbage
patent: 3264618 (1966-08-01), Wanlass et al.
patent: 3393346 (1968-07-01), Lechner et al.
patent: 3401378 (1968-09-01), Bartlett et al.
patent: 3422400 (1969-01-01), Corijnen
patent: 3460103 (1969-08-01), Lewis
patent: 3510852 (1970-05-01), Bartlett et al.
patent: 3537079 (1970-10-01), Feisel
patent: 3681765 (1972-08-01), Chapman
patent: 3832700 (1974-08-01), Wu et al.
patent: 4144591 (1979-03-01), Brody
patent: 4161038 (1979-07-01), Wu
patent: 4164751 (1979-08-01), Tasch
patent: 4195355 (1980-03-01), Rohrer
patent: 4408303 (1983-10-01), Guterman et al.
patent: 4477886 (1984-10-01), Au
patent: 4491936 (1985-01-01), Eaton, Jr. et al.
patent: 4498154 (1985-02-01), Hoffmann
patent: 4506351 (1985-03-01), Scheuerlein et al.
patent: 4536785 (1985-08-01), Gibbons
patent: 4860254 (1989-08-01), Pott et al.
patent: 4873664 (1989-10-01), Eaton, Jr.
patent: 594910 (1960-03-01), None
patent: 2754987 (1978-06-01), None
patent: 0293798 (1988-07-01), None
patent: 829210 (1960-03-01), None
patent: 1544314 (1979-04-01), None
patent: 533328 (1955-09-01), None
patent: 534535 (1955-10-01), None
patent: 52-71140 (1977-06-01), None
patent: 61-34790 (1986-02-01), None
patent: 61-229350 (1986-10-01), None
patent: WO 86/04447 (1986-07-01), None
Ferroelectric Storage Devices, Mertz et al., Bell Laboratories Record, Sep. 1955.
Alvin B. Kaufman, “An Expandable Ferroelectric Random Access Memory,” IEEE Trans. on Computers (1973) pp. 154-158.
European Search Report for EP 87 31 0930 counterpart to U.S. Patent No. 4,873,664.
H.H Chao, “Static RAM with Nonvolatile Backup Memory,” IBM Technical Disclosure Bulletin, vol. 24, No. 5, Oct. 1981, pp. 2456-2457.
Introduction to VLSI; Ohta, K.; pp. 135-143, Jan. 1983 (ISBN 4-274-02973-5).
Kirsch et al., 1 Mb CMOS DRAM, ISSCC 85, Feb. 15, 1985 (3 pgs).
Koike et al., A 60 ns 1 Mb Nonvolatile Ferroelectric Memory with Non-Driven Cell Plate Line Write/Read Scheme (Slide Supplement), ISSCC96, Feb. 1996.
Koike et al., A 60 ns 1 Mb Nonvolatile Ferroelectric Memory with Non-Driven Cell Plate Line Write/Read Scheme, ISSCC96, Feb. 1996.
Mason, W.; Fifty Years of Ferroelectricity; J. of Acoustical Soc. of Amer.; vol. 50, No. 5 (Part 2), Nov. 1971.
Notice of Reasons for Revocation to Japanese counterpart to U.S. Patent No. 4,873,664 (5 pages) (translation).
One-Device Cells for Dynamic Random-Access Memories: A Tutorial; Rideout, V.L.; IEEE Trans. on Electron Dev., Jun. 1979.
Opposition to Japanese counterpart to U.S. Patent No. 4,873,664 (21 pages) (translation).
Rejection in Australian counterpart application to US Pat. No. 4,873,664 date Jun. 9, 1988.
Rejection in EP87310930 dated Apr. 23, 1993.
Rejection in EP87310930 dated Jun. 2, 1992.
T. M. Sullivan, “Hybrid Volatile/Nonvolatile Integrated Memory Arrays,” IBM Technical Disclosure Bulletin, vol. 18, No. 5, Oct. 1975, pp. 1540-1541.
W. I. Kinney et al., “A Non-Volatile Memory Cell based on Ferroelectric Storage Capacitors,” International Electron Devices Meeting (IEDM) Technical Digest, Washington, DC, Dec. 6-9, 1987, pp. 850-851.
English translation (with translation certification) of Introduction to VLSI; Ohta, K.; pp. 135-143, Jan. 1983 (ISBN 4-274-02973-5).
English translation (with translation certification) of Japanese Publication No. S52-71140, published Jun. 14, 2077.
English translation (with translation certification) of Japanese Publication No. S61-229350, published Oct. 13, 1986.
File history of Japanese Patent Appln. No. S63-30712 [11 pages].
Opposition No. 72310 of 1998, Patent No. 2674775 patent opposition filing in the Japanese Patent Office ( more than one document in packet).
Hybrid Volatile/Nonvolatile Integrated Memory Arrays, IBM Technical Disclosure Bulletin, vol. 18, Nov. 5, Oct. 1975.
Decision in Interference No. 102,724, Paper No. 233, dated May 6, 1997.
Decision in Interference No. 102,727, Paper No. 237, dated May 6, 1997.
English translation (with translation certification) of Introduction to VLSI; Ohta, K.; pp. 135-143, Jan. 1983 (ISBN 4-274-02973-5).
File history of Japanese Patent Appln. No. S63-30712 [11 pages]. (starting date Feb. 20, 1996).
Notice of Reasons for Revocation to Japanese counterpart to U.S. Patent No. 4,873,664 (4 pages) (translation) (undated but believed to be after Jul. 24, 1998).
Opposition No. 72310 of 1998, Patent No. 2674775 patent opposition filing in the Japanese Patent Office (more than one document in packet) (starting Feb. 18, 1999) (20 pages).
Opposition to Japanese counterpart to U.S. Patent No. 4,873,664 (21 pages) (translation) (Jul. 24, 1998).
Opposition to Japanese Counterpart to U.S. Patent No. 4,873,664 (25 pages) (dated Jul. 24, 1998).
Order of the District Court (Civ. Action No. 1:03cv00061) related to Interference No. 102,727, dated Dec. 14, 2005.
Rejection in EP87310930 dated Jun. 2, 1992.
Evans, Jr. Joseph T.
Miller William D.
Womack Richard H.
Bansal Gurtej
Bragdon Reginald G
Davidson Berquist Jackson & Gowdey LLP
Ramtron International Corporation
LandOfFree
Non-volatile memory circuit using ferroelectric capacitor... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Non-volatile memory circuit using ferroelectric capacitor..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Non-volatile memory circuit using ferroelectric capacitor... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2662757