Error detection/correction and fault detection/recovery – Pulse or data error handling – Replacement of memory spare location – portion – or segment
Reexamination Certificate
2011-01-18
2011-01-18
Britt, Cynthia (Department: 2117)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Replacement of memory spare location, portion, or segment
C365S200000
Reexamination Certificate
active
07873882
ABSTRACT:
Some embodiments of the invention include a memory device has a number of memory segments connected to a supply source through a supply control circuit. The supply control circuit isolates a selected memory segment from the supply source when the selected memory segment is defective. The memory device replaces a defective memory segment with a redundant segment. Other embodiments are described and claimed.
REFERENCES:
patent: 4546455 (1985-10-01), Iwahashi et al.
patent: 4639895 (1987-01-01), Iwahashi et al.
patent: 4780851 (1988-10-01), Kurakami
patent: 5097448 (1992-03-01), Segawa
patent: 5235548 (1993-08-01), Kurkowski
patent: 5262993 (1993-11-01), Horiguchi et al.
patent: 5349558 (1994-09-01), Cleveland et al.
patent: 5519650 (1996-05-01), Ichimura et al.
patent: 5594694 (1997-01-01), Roohparvar et al.
patent: 5795797 (1998-08-01), Chester et al.
patent: 5907515 (1999-05-01), Hatakeyama
patent: 5946257 (1999-08-01), Keeth
patent: 5956275 (1999-09-01), Duesman
patent: 6078540 (2000-06-01), Keeth
patent: 6115301 (2000-09-01), Namekawa
patent: 6185136 (2001-02-01), Shirley
patent: 6249465 (2001-06-01), Weiss et al.
patent: 6356498 (2002-03-01), Keeth
patent: 6366509 (2002-04-01), Shirley
patent: 6510533 (2003-01-01), Siek et al.
patent: 6574159 (2003-06-01), Ohbayashi et al.
patent: 6587386 (2003-07-01), Blodgett
patent: 6665221 (2003-12-01), Abedifard et al.
patent: 6671214 (2003-12-01), Abedifard et al.
patent: 6731561 (2004-05-01), Abe et al.
patent: 6934202 (2005-08-01), Ferrant
patent: 7437632 (2008-10-01), Marr
patent: 2003/0231534 (2003-12-01), Takami
patent: 2005/0015654 (2005-01-01), Marr
patent: 2007/0168772 (2007-07-01), Marr
patent: 0480915 (1992-04-01), None
patent: 02-098899 (1990-04-01), None
patent: 411353894 (1999-12-01), None
Tarr, et al., “Defect analysis system speeds Test and Repair of Redundant Memories,” M. Electronics, Jan. 12, 1984, pp. 175-179, vol. 57, No. 1, VNU Business Publications, New York, U.S.A.
Heon-Cheol Kim, “A BISR (Built-In Self-Repair) Circuit for Embedded Memory With Multiple Redundancies” 1999 IEEE, pp. 602-605.
“Redundancy techniques for fast static RAMs” by Kokkonen et al. This paper appears in: Solid-State Circuits Conference. Digest of Technical Papers. 1981 IEEE International Publication Date: Feb. 1981 vol. XXIV, on pp. 80-81.
Tanoi, S.; , “BIST: required for embedded DRAM,” Test Conference, 1998. Proceedings., International , vol., No., pp. 1149, Oct. 18-23, 1998 doi: 10.1109/TEST.1998.743349.
Kanda, et al., ““Abnormal leakage suppression (ALS) scheme for low standby current SRAMs””,This paper appears in: Solid-State Circuits Conference, 2001. Digest ofTechnical Papers. ISSCC. 2001 IEEE, 444 ISBN: 0-7803-6608-5 INSPEC Accession No. 6912691, (2001), 174-175 pages.
Shibata, et al., ““A 1-V, 10-MHz, 3.5-mW, 1-Mb MTCMOS SRAM: with charge-recycling input/output buffers,””,Solid-State Circuits, IEEE Journal of, vol. 34, No. 6, (Jun. 1999), 866-877 pages.
Britt Cynthia
Micro)n Technology, Inc.
Schwegman Lundberg & Woessner, P.A.
LandOfFree
Circuits and methods for repairing defects in memory devices does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Circuits and methods for repairing defects in memory devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuits and methods for repairing defects in memory devices will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2645431