Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Reexamination Certificate
2011-03-08
2011-03-08
Farrokh, Hashem (Department: 2187)
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
C709S203000
Reexamination Certificate
active
07904662
ABSTRACT:
Under the present invention, when a request for a web page is received from a client on a server, the web page is built and analyzed for cacheability. If the web page is cacheable, an entity tag is generated. The entity tag generally identifies the various sources of dynamic content in the web page, and includes cacheability flags and time values associated with the dependencies. The entity tag is sent to the client with the web page where it is stored in local cache memory. If a subsequent request for the same web page is issued from the client, the request is accompanied with the entity tag (e.g., in a header). The entity tag is decoded and analyzed by the server to determine whether the cached web page is still valid.
REFERENCES:
patent: 5550995 (1996-08-01), Barrera et al.
patent: 5787479 (1998-07-01), Jessani et al.
patent: 6157986 (2000-12-01), Witt
patent: 6175906 (2001-01-01), Christie
patent: 6351767 (2002-02-01), Batchelder et al.
patent: 6408360 (2002-06-01), Chamberlain et al.
patent: 6757705 (2004-06-01), Pardikar et al.
patent: 7096418 (2006-08-01), Singhal et al.
patent: 2002/0026563 (2002-02-01), Chamberlain et al.
patent: 2002/0156832 (2002-10-01), Duri et al.
patent: 2002/0194382 (2002-12-01), Kausik et al.
patent: 2003/0105838 (2003-06-01), Presley
patent: 2003/0182357 (2003-09-01), Chess et al.
patent: 2004/0073630 (2004-04-01), Copeland et al.
patent: 2004/0111463 (2004-06-01), Amon et al.
patent: 2005/0015463 (2005-01-01), Smith et al.
patent: WO 02/099660 (2002-12-01), None
IBM Technical disclosure Bulletin, “Sub-Block Cache with Demand Sub-Block Reloading in Conjunction with a Rise System”, vol. 35, No. 1A, Jun. 1992, pp. 84-85.
Yonghwan, L. et al, INSPEC, 1997-1998.
Lee et al, “Shared Tag for MMU and Cache Memory”, International Semiconductor Conference, 20thEdition, Oct. 7-11, 1997, Sinaia, Romania, CAS '97 Proceedings, vol. 1, pp. 77-80.
Lee et al., “Indirectly-Compared Cache Tag Memory Using a Shared Tag in a TLB”, Electronic Letters, vol. 33, Issue 21, Oct. 9, 1997, pp. 1764-1766.
Barrera, “Sub-Block Cache with Demand Sub-Block Reloading in Conjunction with a RISC System”, Technical Disclosure Bulletin, No. 1A, Jun. 1992, pp. 84-85.
Mogel, Jeffrey C., “Clarifying the Fundamentals of HTTP”, May 2002, pp. 25-36.
Kelly et al., “Aliasing on the World Wide Web: Prevalence and Performance Implications”, May 2002, pp. 281-292.
Lee, Y. et al., “Unified Tag Memory Architecture with Snoop Support”, IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, vol. E81-A, Issue 6, Jun. 1998, pp. 1172-1175.
Farrokh Hashem
Hoffman Warnick LLC
International Business Machines - Corporation
McLoughlin Daniel
LandOfFree
System and program product for validating remotely cached... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and program product for validating remotely cached..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and program product for validating remotely cached... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2644824