Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2011-02-01
2011-02-01
Doan, Nghia M (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000
Reexamination Certificate
active
07882470
ABSTRACT:
A method, system, and computer program product for preserving critical inputs. According to an embodiments of the present invention, an initial design including one or more primary inputs which cannot be eliminated, one or more primary inputs which can be eliminated, one or more targets, and one or more state elements are received. A cut of said initial design including one or more cut gates is identified, and a relation of one or more values producible to said one or more cut gates in terms of said one or more primary inputs which cannot be eliminated, said one or more primary inputs which can be eliminated and said one or more state elements is computed. Said relation is synthesized to form a gate set, and an abstracted design is formed from said gate set. Verification is performed on said abstracted design to generate verification results.
REFERENCES:
patent: 6587998 (2003-07-01), Rodeh
patent: 6728939 (2004-04-01), Johannsen
patent: 6823500 (2004-11-01), Ganesh et al.
patent: 7117463 (2006-10-01), Graham et al.
patent: 7159198 (2007-01-01), Ip et al.
patent: 7260799 (2007-08-01), Baumgartner
patent: 7299432 (2007-11-01), Baumgartner et al.
patent: 7367002 (2008-04-01), Baumgartner et al.
patent: 7370298 (2008-05-01), Baumgartner et al.
patent: 7689943 (2010-03-01), Baumgartner et al.
patent: 2004/0230407 (2004-11-01), Gupta et al.
patent: 2005/0114809 (2005-05-01), Lu
patent: 2005/0240885 (2005-10-01), Ganai et al.
patent: 2007/0061767 (2007-03-01), Baum et al.
Kukula et al., Computer Aided Verification, 12th International Conference on Computer Aided Verification, Jul. 15-19, 2000.
Moon et al., Simplifying Circuits for Formal Verification Using Parametric Representation, Formal Methods in Computer-Aided Design, 2002, pp. 52-69.
Yuan et al., Constraint Synthesis for Environment Modeling in Functional Verification, Design Automation Conference, Jun. 2-6, 2003.
Office Action dated Jul. 30, 2007, U.S. Appl. No. 11/105,617, USPTO.
Notice of Allowance dated Dec. 13, 2007, U.S. Appl. No. 11/105,617, USPTO.
Office Action dated May 30, 2007, U.S. Appl. No. 11/105,618, USPTO.
Notice of Allowance dated Nov. 14, 2007, U.S. Appl. No. 11/105,615, USPTO.
Office Action dated Jun. 5, 2007, U.S. Appl. No. 11/105,616, USPTO.
Notice of Allowance dated Jul. 13, 2007, U.S. Appl. No. 11/105,611, USPTO.
Baumgartner Jason R.
Janssen Geert
Mony Hari
Paruthi Viresh
Dillon & Yudell LLP
Doan Nghia M
International Business Machines - Corporation
LandOfFree
Method for heuristic preservation of critical inputs during... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for heuristic preservation of critical inputs during..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for heuristic preservation of critical inputs during... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2642029