Differential receivers in a CMOS process

Details Differential receivers in a CMOS process Differential receivers in a CMOS process

1999-02-26

2001-11-13

Callahan, Timothy P. (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Specific signal discriminating without subsequent control

By amplitude

C327S057000, C327S210000, C326S030000

Reexamination Certificate

active

06316969

ABSTRACT:

FIELD OF THE INVENTION
The present invention relates generally to electronic circuits. More particularly, it pertains to structures and methods for novel low power differential receivers in a CMOS process.
BACKGROUND OF THE INVENTION
The metal lines over insulators and ground planes, or metal lines buried in close proximity to dielectric insulators and used for integrated circuit interconnects are in reality transmission lines or strip lines. The use of coaxial interconnection lines for interconnections through the substrate in CMOS integrated circuits can also be termed transmission lines or strip lines. Interconnection lines on interposers or printed circuit boards can also be described as transmission lines.
In high density integrated circuits capacitive coupling and mutual inductance between closely packed transmission lines hinders the accuracy of signal detection. Differential transmission lines, with fully differential signals result in much less coupling due to stray capacitance and mutual inductance with other signal, control and/or clock lines. However, as will be shown, differential transmission lines in and of themselves cannot fully alleviate the high density integrated circuit signal detection problem.
Most CMOS integrated circuit interconnections rely on the transmission of a voltage step or signal across transmission lines. The driver on one end of the transmission line may simply be a CMOS inverter and the receiver a simple CMOS amplifier, differential amplifier or comparator. A voltage sense amplifier serving as the CMOS receiver presents a high impedance termination or load to the interconnection line. Most commonly used coaxial transmission lines have an impedance of only 50 ohms or 75 ohms. This fact is problematic for several identifiable reasons. In example, the high impedance termination is troublesome because the switching time response or signal delay is determined mainly by the ability of the driver to charge up the capacitance of the transmission line to neighboring transmission lines or conducting substrates as well as the load capacitance of the voltage sense amplifier. Switching times in CMOS circuits are similarly limited by the ability to switch the capacitive loads of long lines and buffers, and charge these capacitances over large voltage swings to yield a voltage step signal. Also, the transmission line is generally not terminated by its characteristic impedance (i.e. impedance matched) resulting in reflections and ringing. Large noise voltages may be induced on the signal transmission line due to capacitive coupling and large voltage switching on adjacent lines. This noise voltage can in fact be a large fraction of the signal voltage. In CMOS technology, the prior art, for the most part, does not impedance match transmission lines. This is due to the fact that impedance matching low impedance transmission lines is difficult to achieve in CMOS technology.
In contrast, transmission lines are generally impedance matched in ECL circuits. Low impedance resistor terminations are more easily achievable in a bipolar process. The result is that ECL gates have very low input impedances (Zin) looking back into the emitters of the emitter follower inputs (Zin=1/gm). Bipolar transistors have a large transconductance gm=(q/kT) (Idc) determined by the dc emitter current (Idc) so a low impedance is easily achieved, either in matching the sending or receiving end impedances. Matched transmission lines provide better noise immunity with smaller voltage swings on the lines. Unfortunately, ECL circuits consume large amounts of power and are not applicable in a strictly CMOS process.
Similar impedance matched terminations are used in hybrid BiCMOS circuits where bipolar technology resistors are commonly available and can be used for termination. As an example, in high frequency circuits, clock skew can be avoided by using terminated transmission lines for clock synchronization signals. In this example, a BiCMOS technology was utilized and resistors used to provide matching termination on the clock distribution lines. BiCMOS circuits, however, are not applicable to the pure CMOS process steps used in memory circuit fabrication.
The problem remains that it is difficult to impedance match the DRAM voltage sense amplifier to the low characteristic impedance of high speed CMOS transmission lines. Conventionally, impedance matching such transmission lines requires the use of very large width devices. The impedance looking into a CMOS source follower transistor is given by Zin=1/gm. In order to obtain the large values of gm which are needed to yield low input impedances of 50 Ohms, devices with width to length ratios (W/L) on the order of several hundred are necessary. Having such a large width to length ratio not only consumes precious chip surface area but once again increases power requirements.
For the reasons stated above, and for other reasons stated below which will become apparent to those skilled in the art upon reading and understanding the present specification, it is desirable to develop improved differential receivers which can be fabricated according to a CMOS process and which can operate at low power supply voltages.
SUMMARY OF THE INVENTION
The above mentioned problems with differential receivers as well as other problems are addressed by the present invention and will be understood by reading and studying the following specification.
A novel differential receiver designed for current signaling is provided to better impedance match high speed low impedance transmission lines. Low impedance transmission lines such as those which exist on CMOS integrated circuits are more amenable to current signaling over longer transmission lines. The new receiver of the present invention can match the low impedance of transmission lines while keeping the sizes of devices small and the power dissipation low.
A first embodiment of the differential receiver includes a pair of cross coupled amplifiers. Each amplifier includes a first transistor of a first conductivity type which has a source region, a drain region, and a gate opposing a body region. Each amplifier has a second transistor of a second conductivity type which has a source region, a drain region, and a gate opposing a body region. A signal input node is coupled to the source region for the first transistor. A signal output node is coupled to the drain regions for the first transistor and the second transistor. The novel differential receiver further includes a third transistor of a first conductivity type which has a source region, a drain region, and a gate opposing a body region. The signal input node for each amplifier is coupled to the gate of the third transistor. The drain region of this third transistor is coupled to a positive voltage supply and the source region is coupled to a lower voltage potential. The drain region of the third transistor is also coupled to the gate of the first transistor. The novel receiver employs feedback to decrease the input impedance of the receiver.
A second embodiment includes a method of operation for the novel differential receiver. The method includes receiving a first current signal from a first transmission line into a signal input of a first amplifier in the differential receiver. A second current signal is received from a second transmission line into a signal input of a second amplifier in the differential receiver. The second amplifier is cross coupled to the first amplifier. An input impedance to the signal input on the first amplifier and the second amplifier is impedance matched with a characteristic impedance of the first transmission line and the second transmission line.
These and other embodiments, aspects, advantages, and features of the present invention will be set forth in part in the description which follows, and in part will become apparent to those skilled in the art by reference to the following description of the invention and referenced drawings or by practice of the invention. The aspects, advantages, and features of the

Affiliated with

Also associated with

Rating

Differential receivers in a CMOS process does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Differential receivers in a CMOS process, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Differential receivers in a CMOS process will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2614999