Electronic digital logic circuitry – Multifunctional or programmable – Array
Reexamination Certificate
1999-02-04
2001-12-11
Tokar, Michael (Department: 2819)
Electronic digital logic circuitry
Multifunctional or programmable
Array
C326S040000, C326S039000, C326S038000
Reexamination Certificate
active
06329839
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention is directed to a programmable, configurable bus system of lines to interconnect electrical components for an electrical/electronics system.
2. Art Background
Megacells are described as block components such as static random access memory (SRAM), microcontrollers, microprocessors and buffers. Sometimes it is desirable to interconnect a plurality of megacells together to provide a larger functional entity. One way to interconnect multiple megacells and logic circuits is through a hardwired bus system. Examples are illustrated in
FIGS. 1
a
,
1
b
and
1
c
.
FIG. 1
a
illustrates a bus interface to a dual port SRAM megacell. Bus lines include DATA
0
-DATA
15
, READA
0
-READA
9
, WRITEA
0
-WRITEA
9
. To couple multiple megacells, the data lines are shared among the coupled cells. However, separate read and write lines would be required for each megacell. To the contrary, if the megacells were coupled to generate a deeper combined megacell, the data lines would be separate for each megacell and the read and write lines would be shared among the megacells. Control signals are then be used to select a particular megacell for a particular operation. This is illustrated in
FIGS. 1
b
and
1
c
.
Such congfigurations are hardwire and cannot easily be changed to accommodate different configurations. Furthermore, if errors occur in the mask generated, repairs are not easily made, as configurability is minimal. In addition to providing a bus system to interconnect multiple megacells, tristatable input ports are sometimes used to enable multiple inputs to be input to a particular bus line thus allowing a system level communication between logic to megacells or megacells. However, a single tristate can directly couple to only one line.
SUMMARY OF THE INVENTION
The system and method of the present invention provides an innovative bus system of lines which can be programmed to provide data, control and address information to the logic circuits interconnected by the bus system in the context of an electrical/electronics system. This flexible structure and process enables a configurable system to be created to programmably connect one or more logic circuits such as megacells to external logic devices and other megacells. Thus, a system can be built using the bus structure of lines by selectively coupling the input signals and output signals from the logic circuits. The programmability of the bus system enables the cascading of multiple megacells in an arbitrary fashion (i.e., wide, deep or both) and the sharing of common lines for system level communication.
In one embodiment, a plurality of bussed lines are coupled to the data ports of megacells. A first set of programmable logic is coupled to selective lines of the system of lines and interface logic. The interface logic is coupled to input/output pads of the component for receipt of external input and output of data to be output external to the component. Individual elements of the first set of logic are programmed to selectively couple a particular interface logic element to a particular line and data port to enable the input and output of data to the megacell. It is preferred that, selective lines of the bus system of lines are each coupled to control ports of the megacell and a second set of programmable logic is coupled to the plurality of lines and interface logic elements to selectively couple a particular interface logic element to a particular line and control port to enable the selective input of control data. In another embodiment, the interface logic includes a plurality of programmable three state bidirectional input/out logic, each three state bidirectional input/output logic element coupled to the first set of programmable logic to provide further programmability to selectively couple one of the two external input or output to one of a plurality of the lines of the bus system.
In another embodiment, gateway logic is provided as coupled between the I/O pads and the processing logic. The interface logic can be configured to provide communication enhancements, such as protocols and the like, to enable sophisticated communications to and from the megacells through the bus system thus allowing a flexible scheme of a system on a chip having a bus system.
In other embodiments, programmable connections are provided between the I/O pads and the megacells and between the gateway logic and the megacells.
In addition, the programmable bus structure enables multiple megacells to be coupled together simply by programming the first set of programmable logic, second set of programmable logic and a third set of programmable logic which selectively extends the lines used to convey data, address and control information to additional megacells. This structure therefore enables additional megacells to be coupled without the prior art limitations of hardwiring connections and adding megacells in either the horizontal (width-wise) or vertical (depth-wise) orientation. Furthermore, the system allows the sharing of a common system bus for communicating among megacells.
REFERENCES:
patent: 4020469 (1977-04-01), Manning
patent: 4661901 (1987-04-01), Veneski
patent: 4700187 (1987-10-01), Furtek
patent: 4720780 (1988-01-01), Dolecek
patent: 4736333 (1988-04-01), Mead et al.
patent: 4847612 (1989-07-01), Kaplinsky
patent: 4870302 (1989-09-01), Freeman
patent: 4918440 (1990-04-01), Furtek
patent: 4935734 (1990-06-01), Austin
patent: 4992680 (1991-02-01), Benedetti et al.
patent: 5144166 (1992-09-01), Camarota et al.
patent: 5204556 (1993-04-01), Shankar
patent: 5208491 (1993-05-01), Ebeling et al.
patent: 5221865 (1993-06-01), Phillips et al.
patent: 5243238 (1993-09-01), Kean
patent: 5260610 (1993-11-01), Pedersen et al.
patent: 5296759 (1994-03-01), Sutherland et al.
patent: 5298805 (1994-03-01), Gaverick et al.
patent: 5329470 (1994-07-01), Sample et al.
patent: 5349691 (1994-09-01), Harrison et al.
patent: 5369314 (1994-11-01), Patel et al.
patent: 5396126 (1995-03-01), Britton et al.
patent: 5406525 (1995-04-01), Nicholes
patent: 5444394 (1995-08-01), Watson et al.
patent: 5455525 (1995-10-01), Ho et al.
patent: 5457410 (1995-10-01), Ting
patent: 5469003 (1995-11-01), Kean
patent: 5477067 (1995-12-01), Isomura et al.
patent: 5519629 (1996-05-01), Snider
patent: 5550782 (1996-08-01), Cliff et al.
patent: 5552722 (1996-09-01), Kean
patent: 5572148 (1996-11-01), Lytle et al.
patent: 5581199 (1996-12-01), Pierce et al.
patent: 5581767 (1996-12-01), Katuski et al.
patent: 5815004 (1998-09-01), Trimberger et al.
patent: 5825202 (1998-10-01), Tavana et al.
patent: 5835405 (1998-11-01), Tsui et al.
patent: 5903165 (1999-05-01), Jones et al.
patent: 6034547 (2000-03-01), Pani et al.
patent: 415542 (1990-07-01), None
patent: 630115 (1994-06-01), None
patent: 2180382 (1986-09-01), None
patent: 2295735 (1996-05-01), None
patent: 2295738 (1996-05-01), None
patent: 9208286 (1991-11-01), None
patent: 9410754 (1993-11-01), None
patent: 94/28475 (1994-12-01), None
patent: 9504404 (1995-02-01), None
patent: 9635261 (1996-11-01), None
P. Wang, et al., “A High Performance FPGA With Hierarchical Interconnection Structure”, Institute of Electrical and Electronics Engineers, pp. 239-242 (May 30, 1994).
Minnick, R.C., “A Survey of Microcellular Research”, Journal of the Association for Computing Machinery, vol. 14, No. 2, Apr. 1967, pp. 203-241.
Shoup, R.G., “Programmable Cellular Logic Arrays”, Ph.D. dissertation, Carnegie-Mellon University, Pittsburgh, PA, Mar. 1970—Partial.
Spandorfer, L.M., “Synthesis of Logic Function on an Array of Integrated Circuits”, UNIVAC, Division of Sperry Rand Corporation, Blue Bell, PA, Contract AF 19(628)2907, AFCRL 66-298, Project No. 4645, Task No. 464504, Nov. 30, 1965.
ATMEL Corporation, “Field Programmable Gate Arrays—AT6000 Series”, 1993.
Robert H. Kambeck, “ORCA: A High Performance, Easy to Use SRAM Based Architecture”, Wescon '93 record, pp. 310-320, Sep. 28-30, 1993.
Barry K. Britton, et al., “Optimized Reconfigurable Cell Array Architecture for Hi
Pani Peter M.
Ting Benjamin S.
Advantage Logic, Inc.
Blakely , Sokoloff, Taylor & Zafman LLP
Tan Vibol
Tokar Michael
LandOfFree
Method and apparatus for universal program controlled bus... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for universal program controlled bus..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for universal program controlled bus... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2596346