Static information storage and retrieval – Interconnection arrangements
Reexamination Certificate
2000-09-19
2001-11-06
Nguyen, Tan T. (Department: 2818)
Static information storage and retrieval
Interconnection arrangements
C365S052000, C257S737000, C257S774000, C257S777000
Reexamination Certificate
active
06314013
ABSTRACT:
TECHNICAL FIELD OF THE INVENTION
The present invention relates generally to the field of integrated circuits and, in particular, to stacked integrated circuits.
BACKGROUND OF THE INVENTION
Integrated circuits form the basis for many electronic systems. Essentially, an integrated circuit includes a vast number of transistors and other circuit elements that are formed on a single semiconductor wafer or chip and are interconnected to implement a desired function. The complexity of these integrated circuits requires the use of an ever increasing number of linked transistors and other circuit elements.
Many electronic systems are created through the use of a variety of different integrated circuits; each integrated circuit performing one or more specific functions. For example, computer systems include at least one microprocessor and a number of memory chips. Conventionally, each of these integrated circuits is formed on a separate wafer or chip, packaged independently and interconnected on, for example, a printed circuit board.
As integrated circuit technology progresses, there is a growing desire for a “system on a chip” in which the functionality of all of the integrated circuits of the system are packaged together without a conventional printed circuit board. Ideally, a computing system would be fabricated with all the necessary integrated circuits on one wafer, as compared with today's method of fabricating many chips of different functions and packaging them to assemble a complete system. Such a structure would greatly improve integrated circuit performance and provide higher bandwidth.
In practice, it is very difficult with today's technology to implement a truly high-performance “system on a chip” because of vastly different fabrication processes and different manufacturing yields for the logic and memory circuits.
As a compromise, various “system modules” have been introduced that electrically connect and package integrated circuit devices which are fabricated on the same or on different semiconductor wafers. Initially, system modules were created by simply stacking two semiconductor chips, e.g., a logic and memory chip, one on top of the other in an arrangement commonly referred to as chip-on-chip (COC) structure. Chip-on-chip structures most commonly use micro bump bonding technology (MBB) to electrically connect the working surfaces of two chips. Several problems, however, remain inherent with this design structure. For example, this approach is limited in the number of chips that can be interconnected as part of the system module.
Some researchers have attempted to develop techniques for interconnecting a number of chips in a stack to form a system module. However, these modules suffer from additional problems. For example, some modules use chip carriers that make the packaging bulky. Further, others use wire bonding that gives rise to stray inductances that interfere with the operation of the system module.
Thus, it is desirable to develop an improved structure and method for interconnecting integrated circuits on separate chips or wafers in a system module.
SUMMARY OF THE INVENTION
The above mentioned problems with integrated circuits and other problems are addressed by the present invention and will be understood by reading and studying the following specification. System modules are described which include a stack of interconnected semiconductor chips, wafers or dies. The semiconductor dies are interconnected by micro bump bonding of coaxial conductors that extend through the thickness of the various dies. The coaxial lines also are selectively connected to integrated circuits housed within the dies. In one embodiment, a number of memory dies are interconnected in this manner to provide a memory module.
REFERENCES:
patent: 4394712 (1983-07-01), Anthony
patent: 5128831 (1992-07-01), Fox, III et al.
patent: 5200917 (1993-04-01), Shaffer
patent: 5352998 (1994-10-01), Tamino
patent: 5362976 (1994-11-01), Suzuki
patent: 5399898 (1995-03-01), Rostoker
patent: 5404044 (1995-04-01), Booth et al.
patent: 5432729 (1995-07-01), Carson et al.
patent: 5434452 (1995-07-01), Higgins, III
patent: 5532506 (1996-07-01), Tserng
patent: 5578526 (1996-11-01), Akram
patent: 5608265 (1997-03-01), Kitano et al.
patent: 5656548 (1997-08-01), Zavracky et al.
patent: 5661901 (1997-09-01), King
patent: 5682062 (1997-10-01), Gaul
patent: 5696031 (1997-12-01), Wark
patent: 5767001 (1998-06-01), Bertagnolli et al.
patent: 5783870 (1998-07-01), Mostafazadeh et al.
patent: 5789271 (1998-08-01), Akram
patent: 5801452 (1998-09-01), Farnworth
patent: 5808360 (1998-09-01), Akram
patent: 5814889 (1998-09-01), Gaul
patent: 5818697 (1998-10-01), Armezzani et al.
patent: 5834366 (1998-11-01), Akram
patent: 5901050 (1999-05-01), Imai
patent: 5902118 (1999-05-01), Hubner
patent: 5903045 (1999-05-01), Bertin et al.
patent: 5915167 (1999-06-01), Leedy
patent: 5973392 (1999-10-01), Senba et al.
patent: 5995379 (1999-11-01), Kyougoku et al.
patent: 94/05039 (1994-03-01), None
Bauer, C.E., “Three Dimensional Multichip Modules”, Proceedings of the Technical Program—National Electronic Packaging and Production Conference, NEPCON West '94, 2444, 2001-2005, (1993).
Ganasan, J.R., “3 D Packaging—Combining Chip on Chip (COC) and Chip on Board (COB) Packages—Process and Design Considerations”, Proceedings of 1997 IEEE Electronic Components and Technology Conference, 1210-1213, (1997).
Horie, H., et al., “Novel High Aspect Ratio Aluminum Plug for Logic/DRAM LSI's Using Polysilicon-Aluminum Substitute”, Technical Digest: IEEE International Electron Devices Meeting, San Francisco, CA, 946-948, (1996).
Lehmann, V., “The Physics of Macropore Formation in Low Doped n-Type Silicon”,Journal of the Electrochemical Society,140(10), 2836-2843, (Oct. 1993).
Mimura, T., et al., “System Module: a New Chip-on-Chip Module Technology”, Proceedings of 1997 IEEE Custom Integrated Circuit Conference, 439-442, (1997).
Rabaey, J.M., “Digital Integrated Circuits, a design perspective”, Prentice Hall, Upper Saddle River, NJ, 478, (1996).
Ramo, S., et al., “Fields and Waves in Communication Electronics”, John Wiley & Sons, Inc., New York, 3rd ed., 250, (1994).
Senba, N., et al., “Application of 3-Dimensional Memory Module”, Proceedings of 1996 International Symposium on Microelectronics, SPIE 2920, 279-84, (1996).
Seraphim, D.P., et al., “Principles of Electronic Packaging.”, In:Principles of Electronic Packaging, McGraw-Hill, New York, NY, 44, 190, 595-597, (1989).
Shibuya, A., et al., “New MCM Composed of D/L Base Substrate, High-Density-Wiring CSP and 3D Memory Modules”, Proceedings of 1997 IEEE Electronic Components and Technology Conference, 491-496, (1997).
Val, et al., “The 3D Interconnection—Applications for Mass Memories and Microprocessors”, ISHIM 1991 Proceedings of the International Symposium on Microelectronics, 62-68, (1991).
Ahn Kie Y.
Forbes Leonard
Micro)n Technology, Inc.
Nguyen Tan T.
Schwegman Lundberg Woessner & Kluth P.A.
LandOfFree
Stacked integrated circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Stacked integrated circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Stacked integrated circuits will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2575962