Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – On insulating substrate or layer
Reexamination Certificate
1996-09-05
2001-05-22
Booth, Richard (Department: 2812)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
On insulating substrate or layer
C438S286000, C438S300000
Reexamination Certificate
active
06235562
ABSTRACT:
TECHNICAL FIELD
This invention relates specifically to film transistor technology.
BACKGROUND OF THE INVENTION
As circuit density continues to increase, there is a corresponding drive to produce smaller and smaller field effect transistors. Field effect transistors have typically been formed by providing active areas within a bulk substrate material or within a complementary conductivity type well formed within a bulk substrate. One recent technique finding greater application in achieving reduced transistor size is to form field effect transistors with thin films, which is commonly referred to as “thin film transistor” (TFT) technology.
With TFTs, a substantially constant thickness thin film of material (typically polysilicon) is first provided. A central channel region of the thin film is masked, while opposing adjacent source/drain regions are doped with an appropriate p or n type conductivity enhancing impurity. A gate insulator and gate is provided either above or below the thin film channel region, thus providing a field effect transistor having active and channel regions formed entirely within a thin film as opposed to a bulk substrate.
In TFT technology, one goal is to provide the thin film as thin as possible to produce a thin channel region which provides maximized desired on/off characteristics for the transistors. Such, however, adversely affects source/drain region conductance due to diminished volume of material, thus resulting in undesirable elevated Vcc source/drain resistance.
It would be desirable to improve upon methods of forming thin film transistors and in improving thin film transistor constructions.
REFERENCES:
patent: 4586064 (1986-04-01), Esser et al.
patent: 4916508 (1990-04-01), Tsukamoto et al.
patent: 4988638 (1991-01-01), Huang et al.
patent: 5047360 (1991-09-01), Nicholas
patent: 5102813 (1992-04-01), Kobayashi et al.
patent: 5112765 (1992-05-01), Cederbaum et al.
patent: 5118639 (1992-06-01), Roth et al.
patent: 5213990 (1993-05-01), Rodder
patent: 5231296 (1993-07-01), Rodder
patent: 5238857 (1993-08-01), Sato et al.
patent: 5241193 (1993-08-01), Pfiester et al.
patent: 5266507 (1993-11-01), Wu
patent: 5273921 (1993-12-01), Neudeck et al.
patent: 5279980 (1994-01-01), Hikichi et al.
patent: 5286659 (1994-02-01), Mitani et al.
patent: 5334862 (1994-08-01), Manning et al.
patent: 5366909 (1994-11-01), Song et al.
patent: 5376578 (1994-12-01), Hsu et al.
patent: 5411909 (1995-05-01), Manning et al.
patent: 5429962 (1995-07-01), Yang
patent: 5474941 (1995-12-01), Mitani et al.
patent: 5482870 (1996-01-01), Inoue
patent: 5498557 (1996-03-01), Negishi et al.
patent: 5521107 (1996-05-01), Yamazaki et al.
patent: 5541126 (1996-07-01), Muaragishi
patent: 5923965 (1999-07-01), Dennison et al.
patent: 57-85262 (1980-11-01), None
patent: 58-33872A (1983-02-01), None
patent: 58-132502 (1983-08-01), None
patent: 61-252667 (1986-11-01), None
patent: 63-278192 (1988-11-01), None
patent: 2-143462 (1988-11-01), None
patent: 64-72101 (1989-03-01), None
patent: 1-287593 (1989-11-01), None
patent: 2-123743A (1990-05-01), None
patent: 2-250333A (1990-10-01), None
patent: 3-159250 (1991-07-01), None
patent: 3-194937 (1991-08-01), None
patent: 4-44470 (1992-02-01), None
patent: 4-162537A (1992-06-01), None
patent: 5-114734 (1993-05-01), None
patent: 5-243272A (1993-09-01), None
Wolf, Stanley; “Silicon Processing For the VLSI Era, vol. 2: Process Integration”; Lattice Press 1990, pp. 66-67.
T. Hashimoto et al., “An 8 nm-thick Polysilicon MOS Transistor and Its Thin Film Effects”, Ext. Abs—21st Conf. on Solid State Devices and Materials, Tokyo, Japan 1989, pp. 97-100, month unknown.
Peters, Laura “SOI Takes Over Where Silicon Leaves Off”; Semiconductor Int'l., Mar. 1993, pp. 48-51.
Colinge, Jean-Pierre “Some Properties of Thin-Film SOI MOSFETs”; IEEE Circuites and Devices Magazine, 1987, pp. 16-20, month unknown.
Dennison Charles H.
Manning Monte
Booth Richard
Micro)n Technology, Inc.
Wells St. John Roberts Gregory & Matkin
LandOfFree
Method of making field effect transistors does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of making field effect transistors, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of making field effect transistors will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2565871