Electrical computers and digital processing systems: memory – Storage accessing and control – Access timing
Reexamination Certificate
1998-11-13
2001-04-24
An, Meng-Ai T. (Department: 2783)
Electrical computers and digital processing systems: memory
Storage accessing and control
Access timing
C711S105000, C711S111000, C710S120000, C712S033000, C712S034000, C712S035000, C712S036000, C712S037000, C712S038000, C712S039000, C712S040000, C713S500000, C713S600000
Reexamination Certificate
active
06223265
ABSTRACT:
BACKGROUND OF THE INVENTION
The present invention relates to a single-chip microcomputer and, more particularly, to a technique which is effective when applied to a high-performance and high-function single-chip microcomputer suited for a home game machine or a portable data communication terminal device.
There is a single-chip microcomputer or a single-chip data processor in which a central processing unit, a direct memory access controller, (as will be shortly referred to as the “DMAC”) and a peripheral circuit such as a variety of timers are constructed into a semiconductor integrated circuit device.
An example of this single-chip microcomputer is disclosed in “HITACHI Single-Chip RISC Microcomputer SH7032, SH7034 HARDWARE MANUAL” issued by Hitachi Ltd., in March, 1993.
Thanks to development of the semiconductor technology, a number of semiconductor elements can be formed over one semiconductor substrate. As a result, around the central processing unit, there can be formed peripheral circuits to enhance the performance and function. If, however, a number of peripheral circuits are simply packaged for higher performance and more functions, it has been found that disadvantages are caused from the standpoint of the operation speed or the power dissipation. Moreover, this microcomputer has to have its three-dimensional image processing function enhanced.
SUMMARY OF THE INVENTION
An object of the present invention is to provide a single-chip microcomputer which can realize a high performance and multiple functions.
Another object of the present invention is to provide a single-chip microcomputer which can realize a high operation speed and a low power dissipation.
Still another object of the present invention is to provide a user-friendly single-chip microcomputer.
A further object of the present invention is to provide a single-chip microcomputer which is enabled by a simple construction to enlarge the operation margin and access a synchronous direct type RAM (i.e., Random Access Memory).
A further object of the present invention is to provide a single-chip microcomputer which can execute a three-dimensional image processing at a high speed.
The aforementioned and other objects and novel features of the present invention will become apparent from the following description to be made with reference to the accompanying drawings.
A representative of the invention to be disclosed herein will be briefly described in the following. Specifically, an internal bus is divided into three: the first bus is connected with a central processing unit and a cache memory, and the second bus is connected with a direct memory access controller and an external bus interface. The first bus and the second bus are equipped with a break controller having a bus transceiver function to connect the first address bus and the second address bus selectively. The third bus given a lower speed than the first and second bus cycles is connected with peripheral modules. There is provided a bus state controller for data transfers and synchronizations between the second bus and the third bus.
By dividing the internal bus into three buses, according to the above-specified means, the load capacity of a signal transmission path can be reduced to effect the signal transmissions at a high speed. Moreover, the consumption of current through the peripheral modules required to have no high operation speed can be reduced because the peripheral modules are isolated.
Another representative of the invention to be disclosed herein will be briefly described in the following. Specifically, the internal bus is divided into three: the first bus is connected with a central processing unit and a fixed point type multiply and accumulate arithmetic unit, and the second bus is connected with a fixed point type divider unit.
According to the above-specified means, the first bus is connected with the fixed point type multiply and accumulate arithmetic unit so that the multiply and accumulate arithmetic operations can be accomplished at a high speed with a small number of cycles. The second bus is connected with the fixed point type divider unit, in which the arithmetic result is subjected to a dividing operation while multiply and accumulate operation can be carried out in parallel, so that a three-dimensional image processing can be accomplished at a high speed.
Still another representative of the invention to be disclosed herein will be briefly described in the following. Specifically, the peripheral modules to be connected with the third bus are exemplified by at least one of a free running timer, a serial communication interface and a watch-dog timer.
According to the above-specified means, the peripheral modules to be connected with the third bus are the free running timer, the serial communication interface and/or the watch-dog timer, which have no direct participation in the speed-up of the data processing, so that they can be given low-speed bus cycles. Thus, the existing peripheral modules can be used as they are without following the high speed of the central processing unit, to make the design efficient and to reduce the power dissipation in the peripheral modules.
A further representative of the invention to be disclosed herein will be briefly described in the following. Specifically, the aforementioned break controller is given a function to monitor the rewrite of the data of the cache memory by the direct memory access controller.
According to the above-specified means, the break of the cache data due to the rewrite of the data of the cache memory by the direct memory access controller can be detected while speeding up the operation and reducing the power dissipation by dividing the internal bus.
A further representative of the invention to be disclosed herein will be briefly described in the following. Specifically, each of the aforementioned circuit blocks is constructed of full static type CMOS circuits and is equipped with an operation mode controller including a register for controlling the feed/stop of a clock pulse.
According to the above-specified means, the clock can be fed to only the necessary circuit block so that the power dissipation can be reduced.
A further representative of the invention to be disclosed herein will be briefly described in the following. Specifically, the aforementioned external bus interface is given the burst read mode and the single-write mode of the synchronous dynamic type RAM, and the interface function to access the dynamic type RAM and a pseudo-static type RAM directly.
According to the above-specified means, the synchronous dynamic type RAM, the dynamic RAM and the pseudo-static type RAM can be directly connected by the external bus interface, to improve the user-friendliness.
A further representative of the invention to be disclosed herein will be briefly described in the following. Specifically, the external bus interface produces a clock pulse, which has its phase advanced from the clock pulse of the central processing unit, and feeds it to the clock terminal of the synchronous dynamic type RAM.
According to the above-specified means, the synchronous dynamic type RAM can be accessed by the clock pulse, which has its phase advanced from the clock pulse of the central processing unit, so that its operation margin can be enlarged.
A further representative of the invention to be disclosed herein will be briefly described in the following. Specifically, a matching is given among the data to be read out in the burst read mode of the synchronous dynamic type RAM, the data of one block of the aforementioned cache memory, and the data transfer unit by the direct memory access controller.
According to the above-specified means, the data to be read out in the burst read mode of the synchronous direct type RAM, the data of one block of the aforementioned cache memory, and the data transfer unit by the direct memory access controller are made to have equal data, so that an efficient data transfer can be accomplished.
A further representative of the invention to be disclosed herein will be bri
Akao Yasushi
Hasegawa Atsushi
Hayakawa Akio
Ito Yoshitaka
Kawasaki Shumpei
An Meng-Ai T.
El-Hady Nabil
Hitachi , Ltd.
Loudermilk & Associates
LandOfFree
Single-chip microcomputer synchronously controlling external... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Single-chip microcomputer synchronously controlling external..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Single-chip microcomputer synchronously controlling external... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2538850