Static information storage and retrieval – Read/write circuit – Serial read/write
Reexamination Certificate
2000-03-10
2001-08-21
Elms, Richard (Department: 2824)
Static information storage and retrieval
Read/write circuit
Serial read/write
C365S189040, C365S230050, C365S240000
Reexamination Certificate
active
06278644
ABSTRACT:
BACKGROUND OF THE INVENTION
The present invention relates to a serial access memory and, more particularly, to an asynchronous serial access memory formed of a large-capacity DRAM used in a television set or the like.
A serial access memory employed in a television, a VCR, or the like has an independent input terminal and an independent output terminal, enabling an input clock and an output clock to have entirely different frequencies. This type of asynchronous serial access memory permits simultaneous access to input and output, so that it finds a variety of applications. For example, such an asynchronous serial access memory is used in an application where images recorded on a video tape by a video camera is viewed on a television screen by using a VCR.
In this case, to videotape images using a video camera, a synchronization clock CLK
1
of a video camera system. However, when the video tape is set in a VCR for playback, a timing clock is an asymmetric waveform clock due to stretching of the tape or a mechanical operation of a VCR servo system rather than the synchronization clock CLK
1
for reading video data from the video tape.
Image data synchronized with the asymmetric waveform clock cannot be subjected to image processing by the VCR, thus requiring conversion into image data synchronized with a shaped synchronization clock CLK
2
in the VCR system. For this purpose, the asynchronous serial access memory is used because it enables writing to be accomplished using an asymmetric waveform clock and reading to be accomplished using a shaped clock.
In another example, the asynchronous serial access memory is used to transfer data on a personal computer screen to a television, an LCD panel, or the like. The graphic drawing frequency of the personal computer screen is different from that of the television; therefore, the graphic drawing frequency must be changed to bring the data displayed on the personal computer screen onto the television screen. This is efficiently achieved by using the asynchronous serial access memory because allows input to be performed at the graphic drawing frequency of the personal computer and output to be performed at the frequency of the television.
This type of asynchronous serial access memory has, as its data storage area, a DRAM array that has a large capacity of 2 Mbits or more and has many memory columns that are constituted by plurality of memory cells comprised of transistors and capacitors and are connected to a bit line. The asynchronous serial access memory is further provided with a write data bus for transferring entered data and a write data register that is connected to the write data bus and temporarily saves the entered data. The asynchronous serial access memory is further provided with a read data bus for transferring data to be output and a read data register that is connected to the read data bus and temporarily saves the data to be output.
Normally, the number of memory columns of the asynchronous serial access memory is equal to the number of pixels on a line constituting an image. A television screen with a large screen and a high resolution or a high-resolution LCD panel for a personal computer involves more pixel information on a unit line constituting a screen, requiring more memory columns. This results in a longer write data bus and a longer read data bus with a larger additional capacity. Furthermore, more write data registers and more read data registers are connected to the write data bus and the read data bus, respectively, leading to larger additional capacities of connection nodes. Hence, the increased load capacity causes a slower access.
The asynchronous serial access memory has the DRAM array that is fabricated with minimized bit line pitch and word line pitch for the necessity of achieving a larger capacity. In the asynchronous serial access memory, a write data register and a read data register must be connected for each pair of bit lines. However, the pitch for each pair of bit lines becomes too small to plot each data register pattern according to an applicable process rule, and it becomes necessary to increase the pitch for each pair of bit lines itself. This results in an excessively large chip area and higher cost than that of a typical DRAM.
SUMMARY OF THE INVENTION
Accordingly, an object of the present invention is to provide a serial access memory that is capable of maintaining the same access speed even when a write data bus and a read data bus are extended with a resultant increased additional capacity, and of controlling an increase in cost when a capacity is increased.
According to the present invention, there is provided a serial access memory having an input circuit to which data is supplied, a write data bus connected to the input circuit, a first decoder that outputs a first selection signal in response to a received address signal; a write register for temporarily storing data, a first switch that is connected between the write data bus and the write register and provides conduction between the write data bus and the write register in response to the first selection signal, a memory array that has a plurality of memory cells and a plurality of memory columns in which the memory cells are connected by word lines, and a second switch that is connected between the write register and the memory columns and provides conduction between the write register and the memory columns in response to a second selection signal, wherein the write register is connected to a predetermined number of memory columns, and the second switch is adapted to provide conduction between the write register and only one of the predetermined number of memory columns in response to the second selection signal.
REFERENCES:
patent: 4710903 (1987-12-01), Hereth et al.
patent: 4796231 (1989-01-01), Pinkham
patent: 5132678 (1992-07-01), Morris
patent: 5142275 (1992-08-01), Rockel
patent: 5200925 (1993-04-01), Morooka
patent: 5260905 (1993-11-01), Mori
patent: 5264837 (1993-11-01), Buehler
patent: 5321665 (1994-06-01), Balistreri et al.
patent: 5400292 (1995-03-01), Fukiage et al.
patent: 5412399 (1995-05-01), Hara
patent: 5497353 (1996-03-01), Sato et al.
patent: 5530670 (1996-06-01), Matsumoto
patent: 5543824 (1996-08-01), Priem et al.
patent: 5646684 (1997-07-01), Nishizawa et al.
patent: 5680365 (1997-10-01), Blankenship
patent: 5726948 (1998-03-01), Hush et al.
patent: 5732041 (1998-03-01), Joffe
patent: 5805518 (1998-09-01), Hashimoto et al.
patent: 5835417 (1998-11-01), Ayukawa et al.
patent: 0 062 547 A2 (1982-10-01), None
patent: 0 182 719 (1986-05-01), None
patent: 0 473 127 A3 (1992-03-01), None
patent: 0 473 127 A2 (1992-03-01), None
patent: 0 487 819 A3 (1992-06-01), None
patent: 0 487 819 A2 (1992-06-01), None
patent: 61-123875 (1986-06-01), None
patent: 61-149989 (1986-07-01), None
patent: 64-59694 (1989-03-01), None
U.S. application No. 08/973,764, filed Feb. 8, 1997.
U.S. application No. 09/009,265, filed Jan. 20, 1998.
U.S. application No. 09/055,186, filed Apr. 6, 1998.
U.S. application No. 09/096,585, filed Jun. 12, 1998.
U.S. application No. 08/336,661.
Elms Richard
Jones Volentine PLLC
Nguyen Hien
OKI Electric Industry Co., Ltd.
LandOfFree
Serial access memory having data registers shared in units... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Serial access memory having data registers shared in units..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Serial access memory having data registers shared in units... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2538828