Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – Insulated gate formation
Reexamination Certificate
1999-11-22
2001-06-26
Bowers, Charles (Department: 2813)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
Insulated gate formation
C438S199000, C438S216000, C438S287000
Reexamination Certificate
active
06251761
ABSTRACT:
CROSS-REFERENCE TO RELATED PATENT/PATENT APPLICATIONS
The following co-assigned pending patent applications are hereby incorporated by reference:
Patent
No./Ser.
TI Case
No.
Filling Date
Number
Inventors
60/019,429
6/7/96
TI-23502P
Hattangady et al.
60/035,375
12/5/96
TI-22980P
Kraft et al.
60/092,909
07/15/98
TI-27159P
Hattangady et al.
FIELD OF THE INVENTION
The invention is generally related to the field of MOSFET transistors and more specifically to the gate stack formation including a high-K gate dielectric.
BACKGROUND OF THE INVENTION
Presently, there is a great demand for shrinking semiconductor devices to provide an increased density of devices on the semiconductor chip that are faster and consume less power. The scaling of devices in the lateral dimension requires vertical scaling as well so as to achieve adequate device performance. This vertical scaling requires the effective electrical thickness of the gate dielectric to be reduced so as to provide the required device performance.
Silicon dioxide has been the preferred gate dielectric material. However, newer technologies are requiring effective thicknesses of the silicon dioxide below currently believed limits (e.g., <10 Angstroms). Therefore, there is interest in using higher dielectric constant (high-K) materials such as tantalum pentoxide and barium-strontium-titanate. Using a higher-K material allows for a greater physical thickness while obtaining a lower effective electrical thickness.
Unfortunately, most of the high-K materials being considered contain oxygen and/or are formed in an oxygen ambient. Therefore, during formation, silicon dioxide is formed on the surface of the substrate between the high-K dielectric and the substrate. The thickness of the silicon dioxide is such that much of the advantage to be obtained with the high-K material is lost.
In addition to silicon dioxide that can be formed during dielectric formation, the formation of polycrystalline silicon as a gate material on the high-K dielectric can also result in the formation of silicon dioxide. This has led to the use of metal gates on high-K dielectric material.
The threshold voltage of CMOS transistors is a critical parameter for the proper functioning of circuits made up of these devices. Among other factors, the threshold voltage is determined by the work function of the gate material and the semiconductor substrate. In using metal gates, the work function of the metal used is such that additional processing steps are required to obtain the correct threshold voltage. This additional processing can degrade the CMOS transistor performance. It is therefore desirable to use polycrystalline silicon for the gate material over high-K dielectrics without forming silicon dioxide on the high-K dielectric material.
High-K dielectrics are also being evaluated for memory applications as a storage capacitor cell dielectric. In some memory applications, it will also be desirable to form a polycrystalline gate over a high-K dielectric.
SUMMARY OF THE INVENTION
An embodiment of the instant invention uses remote plasma nitridation (RPN) of the high-K dielectric prior to the formation of a polycrystalline silicon gate. The RPN inhibits oxidation of the high-K dielectric during polycrystalline silicon gate formation resulting in a gate dielectric structure having a thinner effective electrical thickness.
An advantage of the invention is providing a gate dielectric structure having a reduced effective electrical thickness.
This and other advantages will be apparent to those of ordinary skill in the art having reference to the specification in conjunction with the drawings.
REFERENCES:
patent: 5352623 (1994-10-01), Kamiyama
patent: 5910880 (1999-06-01), DeBoer et al.
patent: 6015739 (2000-01-01), Gardner et al.
Grider et al, A 0.18 micrometer CMOS Process Using Nitrogen Profile-Engineered Gate dielectrics, 1997 Symposium on VLSI Technology Digest of Technical Papers, pp 47-48, Jun. 1997.
Hattangady Sunil V.
Rodder Mark S.
Bowers Charles
Brady III W. James
McLarty Peter K.
Pham Thanhha
Telecky , Jr. Frederick J.
LandOfFree
Process for polycrystalline silicon gates and high-K... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Process for polycrystalline silicon gates and high-K..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Process for polycrystalline silicon gates and high-K... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2524281