Programmable logic device

Details Programmable logic device Programmable logic device

1999-11-15

2001-09-25

Tokar, Michael (Department: 2819)

Electronic digital logic circuitry

Multifunctional or programmable

C326S047000

Reexamination Certificate

active

06294925

ABSTRACT:

TECHNICAL FIELD OF THE INVENTION
The present invention relates to programmable logic circuits, and in particular, relates to the design of an improved field programmable logic device.
BACKGROUND OF THE INVENTION
One type of high density programmable logic devices (“PLDs”) is the in-system programmable Large Scale Integration (ispLSI) family of devices from Lattice Semiconductor Corporation, Hillsboro, Oreg. An ispLSI device is reprogrammable in its application environment without being removed from the environment.
High density programmable logic devices, such as the ispLSI devices, are often referred to as “complex PLDs.” In a complex PLD, programmable logic functions are configured by programming a number of programmable logic blocks. Each programmable logic block typically includes a set of cells, in which each cell performs a single logic function and generates an output signal based on that logic function.
The number of logic functions that can be performed by a programmable logic device is typically limited by the number of cells in the device. Furthermore, the assignment of logic functions to the respective cells prior to programming the device can be a difficult task due to the limited availability of signal routing among cells within the programmable logic device. Generating a viable interconnect solution can be especially difficult when the number of logic functions to be performed is equal to or close to the number of cells, so that the programmable logic device is at or near capacity. Moreover, when the number of logic functions to be performed is greater than the number of cells in the device, the device is simply not capable of performing the desired functions.
SUMMARY OF THE INVENTION
Thus, a need has arisen for a programmable logic device that addresses the disadvantages and deficiencies of the prior art. In particular, the need has arisen for a programmable logic device with the capability to perform more than one logic function within each cell.
Accordingly, an improved programmable logic device is disclosed. In one embodiment, the programmable logic device includes a set of I/O cells, a set of logic blocks, and a routing pool that provides connections among the logic blocks and the I/O cells. At least one of the logic blocks includes a programmable logic array with a plurality of product term output lines. The programmable logic array generates a product term output signal on each product term output line. The logic block also includes a first product term summing circuit with a plurality of input terminals. At least one of the input terminals is coupled to at least one of the product term output lines. The first product term summing circuit generates an output signal at an output terminal in response to at least one product term output signal received at at least one respective input terminal. The logic block further includes a second product term summing circuit with a plurality of input terminals. At least one of the input terminals is coupled to at least one of the product term output lines. The second product term summing circuit generates an output signal at an output terminal in response to at least one product term output signal received at at least one respective input terminal. The logic block further includes first and second output lines and a first programmable switching device that programmably couples the first output line to the output terminal of a selected one of the first and second product term summing circuits. The logic block further includes a second programmable switching device that programmably couples the second output line to the output terminal of a selected one of the first and second product term summing circuits.
A technical advantage of the present invention is that each logic block is capable of performing two logic functions in each macrocell. Another technical advantage of the present invention is that generating an interconnect solution to program the programmable logic device is made simpler by the increased functional capacity of the device. Yet another technical advantage is that programmable output delays are provided to reduce output signal noise and increase the switching speed of time-critical output signals.


REFERENCES:
patent: 4626716 (1986-12-01), Miki
patent: 4758746 (1988-07-01), Birkner et al.
patent: 4825109 (1989-04-01), Reynolds
patent: 4967110 (1990-10-01), Matsuura
patent: 5121006 (1992-06-01), Pedersen
patent: 5220215 (1993-06-01), Douglass et al.
patent: 5239213 (1993-08-01), Norman et al.
patent: 5300830 (1994-04-01), Hawes
patent: 5350954 (1994-09-01), Patel
patent: 5489858 (1996-02-01), Pierce et al.
patent: 5568081 (1996-10-01), Lui et al.
patent: 5646546 (1997-07-01), Bertolet et al.
patent: 5705942 (1998-01-01), Ashuri
patent: 5821773 (1998-10-01), Norman et al.
patent: 5841296 (1998-11-01), Churcher et al.
patent: 5923199 (1999-07-01), Kikuchi
patent: 5963048 (1999-10-01), Harrison et al.
patent: 5969539 (1999-10-01), Veytsman et al.
patent: 6011730 (2000-01-01), Sample et al.
patent: 6020757 (2000-02-01), Jenkins, IV
patent: 6034541 (2000-03-01), Kopec, Jr. et al.
patent: 6034548 (2000-03-01), Churcher et al.

Affiliated with

Also associated with

Rating

Programmable logic device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Programmable logic device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable logic device will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2524276