Semiconductor memory device decoder

Details Semiconductor memory device decoder Semiconductor memory device decoder

2000-05-03

2001-07-03

Zarabian, A. (Department: 2824)

Static information storage and retrieval

Addressing

Plural blocks or banks

C365S233500, C365S230060

Reexamination Certificate

active

06256254

ABSTRACT:

BACKGROUND OF THE INVENTION
The present invention relates to a semiconductor memory device, and more particularly to a semiconductor memory device and a decoder therein to reduce the number of transistors that make up the decoder, and to reduce the layout area of the decoder positioned between memory cell blocks.
In general, the semiconductor memory device is constructed to store data at memory cell arrays made up of a plurality of memory cells. In order to select one out of a plurality of memory cells, a block row decoder decodes a row address to pick one out of a plurality of word lines and a column decoder decodes a column address to select one out of a plurality of bit lines corresponding with the selected memory cell.
The decoder of a conventional semiconductor memory device uses NAND gates and inverters to decode addresses. If the capacity of the semiconductor memory device increases, the number of addresses also increases, further increasing the number of NAND gates and inverters that make up the decoder.
Particularly, a block row decoder of the conventional semiconductor memory device is positioned between blocks of memory cell arrays. As the number of memory cells (and thus word lines) increases, the number of transistors that make up the block row decoder also increases.
The conventional block row decoder is made up of a NAND gate and an inverter to perform an AND operation with a block control signal and a global word line signal, to thereby output a local word line signal.
Particularly, as the integration degree of memory cell array blocks increases, the space or interval between blocks of the memory cell arrays is reduced. As the number of word lines increases, it gets more and more difficult to realize memory cell arrays.
In consequence, there is a problem in the conventional decoder of the semiconductor memory device in that the structure of the decoder gets complicated to bring about difficulty in layout of memory cell array blocks with a narrow interval therebetween.
FIG. 1
is a block diagram for illustrating arrangement of a conventional memory device, including n memory cell array blocks MCAB
1
, MCAB
2
, . . . , MCABn, a global row decoder GRD and n block row decoders BRD
1
, BRD
2
, . . . , BRDn positioned between n memory cell array blocks.
The global row decoder GRD inputs i row addresses Ai to generate k global word line signals GWL
1
, GWL
2
, GWL
3
,. . . , GWLk. The n block row decoders respectively respond to block control signals B
1
, B
2
,. . . Bn to convert the global word line signals into local word line signals LWL
1
, LWL
2
, . . . , LWLk which are, then, transmitted to memory cell array blocks MCA
1
, MCA
2
, . . . , MCABn.
FIG. 2
is a block diagram for illustrating an embodiment of a block row decoder of a conventional semiconductor memory device, which shows the structure of the row address decoder in case that four addresses XA
1
, XA
2
, XA
3
, XA
4
are inputted from outside the memory device.
The decoder shown in
FIG. 2
includes buffers
10
-
1
,
10
-
2
,
10
-
3
,
10
-
4
, global row decoders GRD having pre-decoders PRD
1
, PRD
2
and a main decoder DE, and a block row decoder BRD.
The buffers
10
-
1
,
10
-
2
,
10
-
3
,
10
-
4
respectively buffer the addresses XA
1
, XA
2
, XA
3
, XA
4
inputted from outside of the semiconductor memory device to respectively generate buffered addresses (A
1
, A
1
B), (A
2
, A
2
B), (A
3
, A
3
B), (A
4
, A
4
B). The pre-decoder PRD
1
decodes the signals inputted from the buffers
10
-
1
,
10
-
2
to generate decoded output signals d
1
, d
2
, d
3
, d
4
. The pre-decoder PRD
2
decodes the signals inputted from the buffers
10
-
3
,
10
-
4
to generate decoded output signals d
5
, d
6
, d
7
, d
8
. The decoder DE inputs the output signals d
1
, d
2
, d
3
, d
4
, d
5
, d
6
, d
7
, d
8
of the pre-decoders PRD
1
, PRD
2
to generate global word line signals GWL
1
, GWL
2
, . . . , GWL
16
. The block row decoder BRD responds to a block control signal Bn to respectively convert global word line signals GWL
1
, GWL
2
, . . . , GWL
16
into local word line signals LWL
1
, LWL
2
, . . . , LWL
16
.
FIG. 3
is a circuit diagram for illustrating an embodiment of the global row decoder GRD and the block row decoder BRD of the block diagram shown in FIG.
2
. The pre-decoder PRD
1
is constructed with decoding cells
20
-
1
,
20
-
2
,
20
-
3
,
20
-
4
having NAND gates NA and inverters I for respectively ANDing pairs of buffered addresses (A
1
B, A
2
B), (A
1
B, A
2
), (A
1
, A
2
B), (A
1
, A
2
) to respectively generate output signals d
1
, d
2
, d
3
, d
4
. The pre-decoder PRD
2
is constructed with decoding cells
20
-
5
,
20
-
6
,
20
-
7
,
20
-
8
having NAND gates NA and inverters I for respectively ANDing pairs of buffered addresses (A
3
B, A
4
B), (A
3
B, A
4
), (A
3
, A
4
B), (A
3
, A
4
) to respectively generate output signals d
5
, d
6
, d
7
, d
8
.
The main decoder DE includes decoding cells
30
-
1
,
30
-
2
,
30
-
3
,
30
-
4
, . . . ,
30
-
13
,
30
-
14
,
30
-
15
,
30
-
16
having NAND gates and inverters I for respectively ANDing pairs of decoded output signals (d
1
, d
5
), (d
1
, d
6
), (d
1
, d
7
), (d
1
, d
8
),. . . , (d
4
, d
5
), (d
4
, d
6
), (d
4
, d
7
pre-decoders PRD
1
, PRD
2
to respectively generate
16
global word line signals GWL
1
, GWL
2
, GWL
3
, GWL
4
, . . . , GWL
13
, GWL
14
, GWL
15
, GWL
16
. The block row decoder BRD is constructed with decoding cells
40
-
1
,
40
-
2
,. . . ,
40
-
16
having NAND gates NA and inverters I for respectively ANDing the global word line signals GWL
1
, GWL
2
, . . . , GWL
16
outputted from the main decoder DE with the block control signal Bn to respectively generate
16
local word line signals LWL
1
, LWL
2
, . . . , LWL
16
.
The decoder described above performs operations in the following Table.
TABLE
G
G
G
G
G
G
G
G
G
G
G
G
G
G
G
G
W
W
W
W
W
W
W
W
W
W
W
W
W
W
W
W
L
L
L
L
L
L
L
A
A
A
A
d
d
d
d
d
d
d
d
L
L
L
L
L
L
L
L
L
1
1
1
1
1
1
1
1
2
3
4
1
2
3
4
5
6
7
8
1
2
3
4
5
6
7
8
9
0
1
2
3
4
5
6
0
0
0
0
1
0
0
0
1
0
0
0
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
0
0
0
0
1
0
0
0
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
1
0
0
0
0
0
1
0
0
0
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
0
0
0
0
0
0
1
0
0
0
1
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
0
0
1
0
0
1
0
0
0
0
0
0
0
1
0
0
0
0
0
0
0
0
0
0
0
0
1
0
1
0
1
0
0
0
1
0
0
0
0
0
0
0
1
0
0
0
0
0
0
0
0
0
0
0
1
1
0
0
1
0
0
0
0
1
0
0
0
0
0
0
0
1
0
0
0
0
0
0
0
0
0
0
1
1
1
0
1
0
0
0
0
0
1
0
0
0
0
0
0
0
1
0
0
0
0
0
0
0
0
1
0
0
0
0
0
1
0
1
0
0
0
0
0
0
0
0
0
0
0
1
0
0
0
0
0
0
0
1
0
0
1
0
0
1
0
0
1
0
0
0
0
0
0
0
0
0
0
0
1
0
0
0
0
0
0
1
0
1
0
0
0
1
0
0
0
1
0
0
0
0
0
0
0
0
0
0
0
1
0
0
0
0
0
1
0
1
1
0
0
1
0
0
0
0
1
0
0
0
0
0
0
0
0
0
0
0
1
0
0
0
0
1
1
0
0
0
0
0
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
0
0
1
1
0
1
0
0
0
1
0
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
0
1
1
1
0
0
0
0
1
0
0
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
1
1
1
1
0
0
0
1
0
0
0
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
The decoder of the conventional semiconductor memory device thus constructed increases the number of addresses in accordance with increasing the capacity of memory cell arrays, thereby increasing the number of transistors that make up the decoder.
However, there is a problem in the decoder of the conventional semiconductor memory device in that the increase in the number of the transistors of the row block decoder formed between the blocks of the memory cell arrays reduces layout efficiency and increases the surface area of the chip.
Thus, in order to solve the aforementioned problem of the prior art, a technique is disclosed in U.S. Pat. No. 5,808,500, wherein the block row decoder positioned between blocks of memory cell arrays is constructed with transmission gates to transmit global word line signals to local word lines in response to the block control signals and a clamp circuit to put the local word lines into their inactive states in response to the block control signals. In other words, the number of transistors that make up the block row decoder is reduced for a more efficient layout.
The technique disclosed in U.S. Pat. No. 5, 808,500 has bee

Affiliated with

Also associated with

Rating

Semiconductor memory device decoder does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory device decoder, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device decoder will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2501907