Electricity: electrical systems and devices – Housing or mounting assemblies with diverse electrical... – For electronic systems and devices
Reexamination Certificate
1998-08-31
2001-04-17
Thompson, Gregory (Department: 2835)
Electricity: electrical systems and devices
Housing or mounting assemblies with diverse electrical...
For electronic systems and devices
C165S080400, C257S714000, C361S701000, C361S720000
Reexamination Certificate
active
06219237
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates generally to integrated circuits. More particularly, it pertains to a structure and method for an electronic assembly.
BACKGROUND
Integrated circuits form the basis for many electronic systems. Essentially, an integrated circuit includes a vast number of transistors and other circuit elements that are formed on a single semiconductor wafer or chip and are interconnected to implement a desired function. The complexity of these integrated circuits requires the use of an ever increasing number of linked transistors and other circuit elements.
Many electronic systems are created through the use of a variety of different integrated circuits; each integrated circuit performing one or more specific functions. For example, computer systems include at least one microprocessor and a number of memory chips. Conventionally, each of these integrated circuits is formed on a separate wafer or chips, packaged independently and interconnected on, for example, a printed circuit board.
As integrated circuit technology progresses, there is a growing desire for a “system on a chip” in which the functionality of all of the integrated circuits of the system are packaged together without a conventional printed circuit board. Ideally, a computing system would be fabricated with all the necessary integrated circuits on one wafer, as compared with today's method of fabricating many chips of different functions and packaging them to assemble a complete system. Such a structure would greatly improve integrated circuit performance and provide higher bandwidth.
In practice, it is very difficult with today's technology to implement a truly high-performance “system on a chip” because of vastly different fabrication processes and different manufacturing yields for the logic and memory circuits.
As a compromise, various “system modules” have been introduced that electrically connect and package integrated circuit devices which are fabricated on the same or on different semiconductor wafers. Initially, system modules were created by simply stacking two semiconductor chips, e.g. a logic and memory chip, one on top of the other in an arrangement commonly referred to as chip-on-chip (COC) structure. Chip-on-chip structure most commonly utilizes micro bump bonding technology (MBB) to electrically connect the two chips. Several problems, however, remain inherent with this design structure. One serious complication includes the heating which occurs most seriously in connection with a logic chip such as a microprocessor. In high-performance microprocessors, where the microprocessor runs at a high speed, e.g., on the order of 500 MHz, the microprocessor can dissipate a large quantity of heat such that cooling becomes a crucial issue.
Thus, it is desirable to develop an improved structure and method for cooling integrated circuits in electronic systems. Additionally, the improved structure and method should accommodate a dense integration and packaging for semiconductor chips, e.g. logic and memory chips.
SUMMARY OF THE INVENTION
The above mentioned problems with integrated circuits and other problems are addressed by the present invention and will be understood by reading and studying the following specification. An electronic assembly is formed around a semiconductor interposer with cooling channels that are formed through the semiconductor interposer. In some embodiments, the cooling channels are filled with a liquid or refrigerant.
REFERENCES:
patent: 3923567 (1975-12-01), Lawrence
patent: 3959047 (1976-05-01), Alberts et al.
patent: 3982268 (1976-09-01), Anthony et al.
patent: 4081701 (1978-03-01), White, Jr. et al.
patent: 4394712 (1983-07-01), Anthony et al.
patent: 4595428 (1986-06-01), Anthony et al.
patent: 4631636 (1986-12-01), Andrews
patent: 4653025 (1987-03-01), Minato et al.
patent: 4739446 (1988-04-01), Laudis
patent: 4870470 (1989-09-01), Bass, Jr. et al.
patent: 4977439 (1990-12-01), Esquivel et al.
patent: 5061987 (1991-10-01), Hsia
patent: 5079618 (1992-01-01), Farnworth
patent: 5153814 (1992-10-01), Wessely
patent: 5229327 (1993-07-01), Farnworth
patent: 5258648 (1993-11-01), Lin
patent: 5275001 (1994-01-01), Yokotani et al.
patent: 5313361 (1994-05-01), Martin
patent: 5317197 (1994-05-01), Roberts
patent: 5343366 (1994-08-01), Cipolla et al.
patent: 5352998 (1994-10-01), Tamino
patent: 5362976 (1994-11-01), Suzuki
patent: 5392407 (1995-02-01), Heil et al.
patent: 5409547 (1995-04-01), Watanabe et al.
patent: 5415699 (1995-05-01), Harman
patent: 5432823 (1995-07-01), Gasbarro et al.
patent: 5468681 (1995-11-01), Pasch
patent: 5532506 (1996-07-01), Tserng
patent: 5567654 (1996-10-01), Beilstein, Jr. et al.
patent: 5587119 (1996-12-01), White
patent: 5598031 (1997-01-01), Groover et al.
patent: 5610366 (1997-03-01), Fleurial et al.
patent: 5618752 (1997-04-01), Gaul
patent: 5622875 (1997-04-01), Lawrence
patent: 5637828 (1997-06-01), Russell et al.
patent: 5646067 (1997-07-01), Gaul
patent: 5656548 (1997-08-01), Zavracky et al.
patent: 5657481 (1997-08-01), Farmwald et al.
patent: 5682062 (1997-10-01), Gaul
patent: 5692558 (1997-12-01), Hamilton et al.
patent: 5699291 (1997-12-01), Tsunemine
patent: 5753529 (1998-05-01), Chang et al.
patent: 5767001 (1998-06-01), Bertagnolli et al.
patent: 5786628 (1998-07-01), Beilstein, Jr. et al.
patent: 5807783 (1998-09-01), Gaul et al.
patent: 5821624 (1998-10-01), Pasch
patent: 5834799 (1998-11-01), Rostoker et al.
patent: 5855735 (1999-01-01), Takada et al.
patent: 5861666 (1999-01-01), Bellaar
patent: 5901050 (1999-05-01), Imai
patent: 5902118 (1999-05-01), Hubner
patent: 5903045 (1999-05-01), Bertin et al.
patent: 5915167 (1999-06-01), Leedy
patent: 6016256 (2000-01-01), Crane, Jr. et al.
patent: 4-133472 (1992-05-01), None
patent: 94/05039 (1994-03-01), None
Huth, N., “Next-Generation Memories”,Electronik, 42(23), 36-44, (1993) (Translation Provided).
Beddingfield, C., et al., “Flip Chip Assembly of Motorola Fast Static RAM Known Good Die”,1997 Proceedings, 47th Electronic Components and Technology Conference,San Jose, CA, 643-648, (May 18-21, 1997).
Blalock, T.N., et al., “A High-Speed Clamped Bit-Line Current-Mode Sense Amplifier”,IEEE Journal of Solid-State Circuits, 26(4), 542-548, (Apr. 1991).
Cao, L., et al., “A Novel “Double-Decker” Flip-Chip/BGA Package for Low Power Giga-Hertz Clock Distribution”,1997 Proceedings, 47th Electronic Components and Technology Conference,San Jose, CA, 1152-1157, (May 18-21, 1997).
Crisp, R., “Development of Single-Chip Multi-GB/s DRAMs”,Digest of International Solid-State Circuits Conference,226-227, (1997).
Crisp, R., “Rambus Technology, the Enabler”,Conference Record of WESCON,Anaheim, CA, 160-165, (Nov. 17-19, 1992).
Demmin, J., “nCHIP's Silicon Circuit Board Technology”,National Electronic Packaging and Production Conference, NEPCON West 94, 3,Proceedings of the Technical Program, 2038-9, (1993).
Donnelly, K.S., et al., “A 660MB/s Interface Megacell Portable Circuit in —.3 mum-0.7 mum CMOS ASIC”,IEEE Journal of Solid-State Circuits, 32(12), 1995-2003, (Dec. 1996).
Feinberg, I., et al., “Interposer for Chip-on-Chip Module Attachment”,IBM Technical Disclosure Bulletin, 26(9), 4590-91, (Feb. 1984).
Foster, R., et al., “High Rate Low-Temperature Selective Tungsten”,In: Tungsten and Other Refractory Metals for VLSI Applications III,V.A. Wells, ed., Materials Res. Soc., Pittsburgh, PA, 69-72, (1988).
Goodman, T., et al., “The Flip Chip Market”,Advanced Packaging,24-25, (Sep./Oct. 1997).
Gray, P.R., et al., “Analysis and Design of Analog and Integrated Circuits”,John Wiley and Sons, 2nd ed.,617-622, (1984).
Heremans, P., et al., “Optoelectronic Integrated Receiver for Inter-MCM and Inter-Chip Optical Interconnects”,Technical Digest, International Electron Devices Meeting,657-660, (Dec. 1996).
Horie, H., et al., “Novel High Aspect Ratio Aluminum Plug for Logic/DRAM LSI's Using Polysilicon-Aluminum Substitute”,Technical Digest: IEEE International Electron Devices Meeting,San Francisco, CA, 946-948, (1996).
Horowitz, M., et al., “PLL Design for a 500mbs
Ahn Kie Y.
Forbes Leonard
Geusic Joseph E.
Micro)n Technology, Inc.
Schwegman Lundberg Woessner & Kluth P.A.
Thompson Gregory
LandOfFree
Structure and method for an electronic assembly does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Structure and method for an electronic assembly, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Structure and method for an electronic assembly will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2496016