Static information storage and retrieval – Read/write circuit – Including reference or bias voltage generator
Reexamination Certificate
1999-03-09
2001-05-01
Mai, Son (Department: 2818)
Static information storage and retrieval
Read/write circuit
Including reference or bias voltage generator
C365S226000
Reexamination Certificate
active
06226206
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a semiconductor memory device including a boost circuit, more particularly to a semiconductor memory device which uses a voltage boosted for both of a memory cell array and an output circuit.
2. Description of the Related Art
In recent years, a voltage to be supplied to a semiconductor memory device from an external power source has been lowered. However, some circuits which are driven preferably by a higher voltage rather than such low voltage are included in internal circuits of the semiconductor memory device. As such circuit, there are, for example, an output circuit and a word line driving circuit.
Accordingly, as-outputted, voltage from the external power source is not supplied to the output circuit and the word line driving circuit, but a voltage obtained by boosting it by a boost circuit is supplied to them. This situation will be described using FIG.
7
.
The semiconductor memory device shown in
FIG. 7
comprises a memory cell array
26
and an output circuit
27
. In the memory cell array
26
, many memory cells are included and many word lines for accessing these memory cells are provided. As is well known, a voltage to be applied to the selected word line is higher than the power source voltage by more than a threshold voltage of a transistor. Furthermore, to increase an output speed of data, a voltage higher than the power source voltage is used also in the output circuit
27
.
As described above, since the memory cell array
26
and the output circuit
27
need a voltage higher than the power source voltage, a voltage VBOOT which is obtained by boosting the external voltage by a boost voltage generating circuit
25
is supplied to the memory cell array
26
and the output circuit
27
.
However, such a conventional semiconductor memory device involves the following problems. Specifically, the voltage VBOOT generated by the boost voltage generating circuit
25
is commonly used for the memory cell array
26
and the output circuit
27
. Therefore, when the voltage VBOOT varies due to the operation of the output circuit
27
, a driving voltage of the word line driven in the memory cell array varies. Particularly, when this semiconductor memory device is a synchronous DRAM, as its operation frequency becomes higher, the variation of the voltage VBOOT owing to the operation of the output circuit
27
becomes more significant. When the word line is driven in the memory cell array
26
in a situation where the voltage VBOOT is varying, a problem occurs in that poor reading-out/writing operation is brought about and the sensing speed is slowed.
On the contrary, the voltage VBOOT varies also due to the operation of the memory cell array
26
. Accordingly, when the voltage VBOOT varies owing to the operation of the memory cell array
26
, a performance of the output circuit
27
is degraded, so that a problem occurs that its output speed is lowered and an output timing becomes uneven among its output pins.
With reference to the synchronous DRAM, since data outputting and word line driving are simultaneously performed, the foregoing problem is serious.
On the other hand, when a high speed data outputting and an increase in an output current are desired, the voltage VBOOT for driving the output circuit
27
must be more elevated. However, since the voltage VBOOT is used also for the memory cell array
26
, the voltage VBOOT can not be freely set. In other words, the voltage VBOOT must be set within a range which satisfies conditions demanded by the memory cell array
26
and the output circuit
27
, so that the range is greatly restricted.
As described above, when the boost voltage VBOOT generated within the semiconductor memory device is shared by the memory cell array
26
and the output circuit
27
, there has been a problem that noise interference between the output circuit
27
and the memory cell array
26
occurs and the range for setting the boost voltage VBOOT is greatly restricted so that it is difficult to allow the voltage VBOOT to have a degree of freedom.
SUMMARY OF THE INVENTION
The present invention was made from the viewpoint of the above described problems, and the object of the present invention is to provide a semiconductor memory device including a boost circuit, in which no problem of noise interference among circuits using the boosted voltage VBOOT occurs.
Another object of the present invention is to provide a semiconductor memory device including a boost circuit, in which no problem of noise interference between the output circuit and the memory cell array which use the boost voltage occurs.
Still another object of the present invention is to provide a semiconductor memory device including a boost circuit, in which a setting of the boost voltage VBOOT is not restricted by other circuits.
A semiconductor memory circuit including a boost circuit of the present invention comprises a plurality of circuits using boost voltages, and a plurality of boost circuits, each being provided for corresponding one of the circuits. With such constitution of the semiconductor memory device, no problem of the noise interference among the circuits using the boost voltage occurs.
Furthermore, the boost voltages generated by the plurality of boost circuits can be made to be different from each other.
Furthermore, at least one of the boost circuits should be preferably driven by a signal in synchronization with an external CLK signal.
Furthermore, each of the boost circuits should preferably include a boost voltage generating circuit for supplying a boost power source (VBOOT) for driving a word line of the memory cell array, and a second boost voltage generating circuit for supplying a gate input voltage (VBOOTQ) of an output transistor in the output circuit.
REFERENCES:
patent: 5426604 (1995-06-01), Oowaki et al.
patent: 5428576 (1995-06-01), Furuyama
patent: 5446418 (1995-08-01), Hara et al.
patent: 5621689 (1997-04-01), Sakakibara et al.
patent: 5774405 (1998-06-01), Tomishima
patent: 5-198165 (1993-05-01), None
patent: 5-144258 (1993-05-01), None
patent: 6-309868 (1994-06-01), None
patent: 9-245476 (1997-09-01), None
patent: 9-320266 (1997-12-01), None
patent: 11-45574 (1999-11-01), None
Mai Son
NEC Corporation
Ostrolenk Faber Gerb & Soffen, LLP
LandOfFree
Semiconductor memory device including boost circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory device including boost circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device including boost circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2490710