Electronic digital logic circuitry – Multifunctional or programmable – Array
Reexamination Certificate
1999-05-17
2001-04-17
Tokar, Michael (Department: 2819)
Electronic digital logic circuitry
Multifunctional or programmable
Array
C326S041000
Reexamination Certificate
active
06218860
ABSTRACT:
BACKGROUND OF THE INVENTION
The present invention relates to the field of programmable logic integrated circuits. More specifically, the present invention provides an enhanced programmable logic architecture, improving upon the composition, configuration, and arrangements of logic array blocks and logic elements and also the interconnections between these logic array blocks and logic elements.
Programmable Logic Devices (PLDs) are well known to those in the electronic art. Such programmable logic devices are commonly referred as PALs (Programmable Array Logic), PLAs (Programmable Logic Arrays), FPLAs (Field Programmable Logic Arrays), PLDs (Programmable Logic Devices), EPLDs (Erasable Programmable Logic Devices), EEPLDs (Electrically Erasable Programmable Logic Devices), LCAs (Logic Cell Arrays), FPGAs (Field Programmable Gate Arrays), and the like. Such devices are used in a wide array of applications where it is desirable to program standard, off-the-shelf devices for a specific application. Such devices include, for example, the wellknown, Classics and MAX™ 5000, MAX® 7000, and FLEX® 8000 EPLDs made by Altera Corp.
PLDs are generally known in which many logic array blocks (LABs) are provided in a two-dimensional array. Further, PLDs have an array of intersecting signal conductors for programmably selecting and conducting logic signals to, from, and between the logic array blocks. LABs contain a number of programmable logic elements (LEs) which provide relatively elementary logic functions such as NAND, NOR, and exclusive OR.
Resulting from the continued scaling and shrinking of semiconductor device geometries, which are used to form integrated circuits (also known as “chips”), integrated circuits have progressively become smaller and denser. For programmable logic, it becomes possible to put greater numbers of programmable logic elements onto one integrated circuit. Furthermore, as the number of elements increases, it becomes increasingly important to improve the techniques and architectures used for interconnecting the elements and routing signals between the logic blocks. In particular, it is important to provide enough interconnection resources between the programmable logic elements so that the capabilities of the logical elements can be fully utilized and so that complex logic functions (e.g., requiring the combination of multiple LABs and LEs) can be performed, without providing so much interconnection resources that there is a wasteful excess of this type of resource.
While such devices have met with substantial success, such devices also meet with certain limitations, especially in situations in which the provision of additional or alternative types of interconnections between the logic modules would have benefits sufficient to justify the additional circuitry and programming complexity. Such additional interconnection paths may be desirable for making frequently needed kinds of interconnections, for speeding certain kinds of interconnections, for allowing short distance connections to be made without tying up a more general-purpose interconnection resource such as long-distance interconnect. There is also a continuing demand for logic devices with larger capacity. This produces a need to implement logic functions more efficiently and to make better use of the portion of the device which is devoted to interconnecting individual logic modules.
As can be seen, an improved programmable logic array integrated circuit architecture is needed, especially an architecture providing additional possibilities for interconnections between the logic modules and improved techniques for organizing and interconnecting the programmable logic elements, Including LABs and LEs.
SUMMARY OF THE INVENTION
The present invention is a programmable logic device integrated circuit incorporating a first-in, first-out memory block. First-in, first-out memory block is coupled to a programmable interconnect array. Signals from the logic array blocks (LABs) are connected to the control inputs of the first-in, first-out memory. In an embodiment, the programmable interconnect array may be programmably coupled to the control inputs of the first-in, first-out memory block. Status flag signals from the first-in, first-out memory block are programmably coupled to the programmable interconnect array. Data input and data output to first-in, first-out memory block may be coupled to external, off-chip circuitry.
In particular, the present invention is a programmable logic array integrated circuit including a first plurality of conductors, extending along a first dimension of a two-dimensional array; a second plurality of conductors, extending along a second dimension of the two-dimensional array, where the second plurality of conductors is programmably coupled to said first plurality of conductors; a plurality of logic array blocks, programmably coupled to the first plurality of conductors and second plurality of conductors; and a first-in, first out memory block, programmably coupled to said first plurality of conductors.
In a further embodiment, at least one logic array block of the plurality of logic array blocks is coupled directly, without passing through the second plurality of conductors, to a plurality of control inputs for the first-in, first-out memory block. In a still further embodiment, the first-in, first-out memory block generates a plurality of flag outputs, which indicate the status of the first-in, first-out memory block. This plurality of flag outputs is programmably coupled to the first plurality of conductors.
Other objects, features, and advantages of the present invention will become apparent upon consideration of the following detailed description and the accompanying drawings, in which like reference designations represent like features throughout the figures.
REFERENCES:
patent: Re. 34444 (1993-11-01), Kaplinsky
patent: 4293783 (1981-10-01), Patil
patent: 4617479 (1986-10-01), Hartmann et al.
patent: 4706216 (1987-11-01), Carter
patent: 4825414 (1989-04-01), Kawata
patent: 4855958 (1989-08-01), Ikeda
patent: 4975601 (1990-12-01), Steele
patent: 5042004 (1991-08-01), Agrawal et al.
patent: 5260610 (1993-11-01), Pedersen et al.
patent: 5274600 (1993-12-01), Ward et al.
patent: 5313119 (1994-05-01), Cooke et al.
patent: 5313637 (1994-05-01), Rose
patent: 5329460 (1994-07-01), Agrawal et al.
patent: 5343406 (1994-08-01), Freeman et al.
patent: 5352940 (1994-10-01), Watson
patent: 5406525 (1995-04-01), Nicholes
patent: 5414377 (1995-05-01), Freidin
patent: 5566123 (1996-10-01), Freidin et al.
patent: 5572148 (1996-11-01), Lytle et al.
patent: 5596743 (1997-01-01), Bhat et al.
patent: 5668771 (1997-09-01), Cliff et al.
patent: 5809281 (1998-09-01), Steele et al.
patent: B1 4617479 (1993-09-01), Hartmann et al.
patent: 0410759 A2 (1991-01-01), None
patent: 0420389 A1 (1991-04-01), None
patent: 0507507 A2 (1992-10-01), None
patent: 01091525 (1989-04-01), None
patent: WO 95/16993 (1995-06-01), None
Nelson, “Embedded Memory Enhances Programmable Logic for Complex, Compact Designs,” EDN Magazine, Nov. 7, 1996, pp. 91-106.
Xilinx XC4000, The Programmable Logic Data Book, 1994, pp. 2-7 through 2-46.
Max 5000, Altera Data Book, Aug. 1993, pp. 149-160.
Lattice Semiconductor Corporation Product News Release, Mar. 4, 1996.
Lattice Semiconductor Corporation Data Sheet, Jan. 1996.
“CPLDs Add Dedicated Memory, Counters to Up Performance,” Dave Bursky, Mar. 4, 1996.
Bursky, Dave, “Combination RAM/PLD Opens New Applications Options,” 1991, Electronic Design, May 23, 1991, pp. 138-140.
Plus Logic, “FPSL5110 Intelligent Data Buffer,” Data Sheet, pp. 1-3.
Masumoto, Rodney T., “Configurable On-Chip RAM Incorporated into High Speed Logic Array,” IEEE Custom Integrated Circuits Conference, Jun. 1985, CH02157-6/85/0000-0240, pp. 240-243.
Landry, Steve, “Application-Specific ICs, Relying on RAM, Implement Almost Any Logic Function,” Electronic Design, Oct. 31, 1985, pp. 123-130.
Bursky, Dave, “Shrink Systems with One-Chip Decoder, EPROM, and RAM,” Electronic Design, Jul. 28, 1988, pp. 91-94.
Kawana, Keiichi et
Faria Donald F.
Lytle Craig S.
Altera Corporation
Le Don Phu
Tokar Michael
Townsend and Townsend / and Crew LLP
LandOfFree
Programmable logic array integrated circuit incorporating a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Programmable logic array integrated circuit incorporating a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable logic array integrated circuit incorporating a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2466865