Error detection/correction and fault detection/recovery – Data processing system error or fault handling – Reliability and availability
Reexamination Certificate
1998-05-29
2001-03-06
Le, Dieu-Minh T. (Department: 2785)
Error detection/correction and fault detection/recovery
Data processing system error or fault handling
Reliability and availability
C714S042000, C713S500000
Reexamination Certificate
active
06199175
ABSTRACT:
BACKGROUND OF THE INVENTION
The present invention relates to a storage system including a common bus and a plurality of kinds of groups of packages which can be maintained without system power being turned off when a failed package is replaced and more particularly to a magnetic disk subsystem in which each package can be replaced for the common bus as the system is kept operable or hot.
In a computer system which is used for plant control or a financial system at present, nonstop operation thereof is required. However, in a conventional computer system, when an error occurs in a part of the system, it is necessary to turn the system power off at least once so as to execute a recovery operation. To run the system nonstop, it is necessary to replace or maintain the part where an error occurs without the power of system being turned off.
There is an application regarding the hot replacement art for realizing such nonstop maintenance. Japanese Patent Application Laid-Open No. Heisei 5-175678, discloses an electronic device having a plurality of packages connected to a common bus, a controller installed outside the packages controls a bus buffer which is a connection circuit of the packages and common bus at the time of replacement of the packages and separates the packages logically from the common bus. Concretely, the art makes the impedance of the connection part of the bus buffer and common bus high.
To run a computer system nonstop, it is effective to use an art for enhancing the reliability of the whole system, that is, to use a fault tolerance system which comprises a plurality of redundant systems. Japanese Patent Application Laid-Open No. Hesei 3-266011 dicloses such prior art namely, a system consisting of a plurality of redundant systems in which the parts other than the interfaces of the redundant systems are operated by independent clocks for each redundant system.
The electronic device indicated in Japanese Patent Application Laid-Open No. Heisei 5-175675 controls hot replacement and diagnosis of a plurality of packages intensively by a specific controller in the device. As a result, when a failure occurs in the controller, the system cannot be maintained nonstop. Only an art for separating the bus buffer logically from the common bus, that is, an art for separating the packages from a data system bus for transmitting data is indicated. Therefore, the effect on the whole system is not taken into account.
In Japanese Patent Application Laid-Open No. Heisei 3-266011, a system which allows an operation by an independent clock for each redundant system is indicated. However, replacement of each redundant system during running of the system without affecting the operation of the system is not taken into account.
SUMMARY OF THE INVENTION
The present invention provides a storage systemy including a plurality of packages which share a bus and can be hot-replaced, wherein hot replacement of the packages can be executed without affecting the operation of the system.
The present invention also provides a magnetic disk subsystem, wherein each package is detachably mounted to the comon bus and can be replaced without affecting the other packages.
The storage system of the present invention has a plurality of host interface logic devices connected to a host computer constituting an interface to the host device, a storage device for storing data, a plurality of logical devices connected to the storage device constituting an interface to the aforementioned storage means, and cache memory devices for temporarily storing data transmitted between the aforementioned host interface logic devices and the aforementioned storage device interface logic devices. These logical devices connected to the host device, logic devices comprise respective packages which are connected to a common bus for connecting these logic devices to each other and each of the packages has a clock circuit for supplying a clock to the circuit therein and a control means for executing the blocking processing by stopping the supply of the clock to the circuit. Each package is removably connected with the common bus.
REFERENCES:
patent: 4484275 (1984-11-01), Katzman et al.
patent: 4651277 (1987-03-01), Sakaji
patent: 4739323 (1988-04-01), Miesterfeld et al.
patent: 4870643 (1989-09-01), Bultman et al.
patent: 5077736 (1991-12-01), Dunphy, Jr. et al.
patent: 5237567 (1993-08-01), Nay et al.
patent: 5257367 (1993-10-01), Goodlander et al.
patent: 5423046 (1995-06-01), Nunnelley et al.
patent: 5430855 (1995-07-01), Walsh et al.
patent: 5588144 (1996-12-01), Inoue et al.
patent: 5625777 (1997-04-01), Takahashi et al.
patent: 3 266 011 (1991-11-01), None
patent: 5 175 675 (1993-07-01), None
patent: WO92/01988 (1992-02-01), None
WO92/01988 02/06/1992 Cab-Tek, Inc.
Inoue Mitsuru
Kurosawa Hiroyuki
Hitachi , Ltd.
Kenyon & Kenyon
Le Dieu-Minh T.
LandOfFree
Package blocking method for a storage system having a bus... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Package blocking method for a storage system having a bus..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Package blocking method for a storage system having a bus... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2459914