Semiconductor device manufacturing: process – Bonding of plural semiconductor substrates – Thinning of semiconductor substrate
Reexamination Certificate
1999-09-20
2001-09-11
Bowers, Charles (Department: 2813)
Semiconductor device manufacturing: process
Bonding of plural semiconductor substrates
Thinning of semiconductor substrate
C438S458000, C438S479000, C438S967000
Reexamination Certificate
active
06287941
ABSTRACT:
BACKGROUND OF THE INVENTION
The present invention relates to the manufacture of objects. More particularly, the present invention provides a technique for improving surface texture or surface characteristics of a film of material, e.g., silicon, silicon germanium, or others. The present invention can be applied to treating or smoothing a cleaved film from a layer transfer process for the manufacture of integrated circuits, for example. But it will be recognized that the invention has a wider range of applicability; it can also be applied to smoothing a film for other substrates such as multi-layered integrated circuit devices, three-dimensional packaging of integrated semiconductor devices, photonic devices, piezoelectronic devices, microelectromechanical systems (“MEMS”), sensors, actuators, solar cells, flat panel displays (e.g., LCD, AMLCD), doping semiconductor devices, biological and biomedical devices, and the like.
Integrated circuits are fabricated on chips of semiconductor material. These integrated circuits often contain thousands, or even millions, of transistors and other devices. In particular, it is desirable to put as many transistors as possible within a given area of semiconductor because more transistors typically provide greater functionality, and a smaller chip means more chips per wafer and lower costs. Some integrated circuits are fabricated on a slice or wafer, of single-crystal (monocrystalline) silicon, commonly termed a “bulk” silicon wafer. Devices on such “bulk” silicon wafer typically are isolated from each other. A variety of techniques have been proposed or used to isolate these devices from each other on the bulk silicon wafer, such as a local oxidation of silicon (“LOCOS”) process, trench isolation, and others. These techniques, however, are not free from limitations. For example, conventional isolation techniques consume a considerable amount of valuable wafer surface area on the chip, and often generate a non-planar surface as an artifact of the isolation process. Either or both of these considerations generally limit the degree of integration achievable in a given chip. Additionally, trench isolation often requires a process of reactive ion etching, which is extremely time consuming and can be difficult to achieve accurately.
An approach to achieving very-large scale integration (“VLSI”) or ultra-large scale integration (“ULSI”) is by using a semiconductor-on-insulator (“SOI”) wafer. An SOI wafer typically has a layer of silicon on top of a layer of an insulator material. A variety of techniques have been proposed or used for fabricating the SOI wafer. These techniques include, among others, growing a thin layer of silicon on a sapphire substrate, bonding a layer of silicon to an insulating substrate, and forming an insulating layer beneath a silicon layer in a bulk silicon wafer. In an SOI integrated circuit, essentially complete device isolation is often achieved using conventional device processing methods by surrounding each device, including the bottom of the device, with an insulator. An advantage SOI wafers have over bulk silicon wafers is that the area required for isolation between devices on an SOI wafer is less than the area typically required for isolation on a bulk silicon wafer.
SOI offers other advantages over bulk silicon technologies as well. For example, SOI offers a simpler fabrication sequence compared to a bulk silicon wafer. Devices fabricated on an SO wafer may also have better radiation resistance, less photo-induced current, and less cross-talk than devices fabricated on bulk silicon wafers. Many problems, however, that have already been solved regarding fabricating devices on bulk silicon wafers remain to be solved for fabricating devices on SOI wafers.
For example, SOI wafers generally must also be polished to remove any surface irregularities from the film of silicon overlying the insulating layer. Polishing generally includes, among others, chemical mechanical polishing, commonly termed CMP. CMP is generally time consuming and expensive, and can be difficult to perform cost efficiently to remove surface non-uniformities. That is, a CMP machine is expensive and requires large quantities of slurry mixture, which is also expensive. The slurry mixture can also be highly acidic or caustic. Accordingly, the slurry mixture can influence functionality and reliability of devices that are fabricated on the SOI wafer.
From the above, it is seen that an improved technique for manufacturing a substrate such as an SOI wafer is highly desirable.
SUMMARY OF THE INVENTION
According to the present invention, a technique for treating a film of material is provided. More particularly, the present invention provides a method for treating a cleaved surface and/or an implanted surface using a combination of thermal treatment and chemical reaction, which can form a substantially smooth film layer from the cleaved surface.
In an alternative embodiment, the present invention provides a method for treating a film of material, which can be defined on a substrate, e.g., silicon. The method includes providing a substrate comprising a cleaved surface, which is characterized by a predetermined surface roughness value. The substrate also has a distribution of hydrogen bearing particles defined from the cleaved surface to a region underlying the cleaved surface. The method also includes increasing a temperature of the cleaved surface to greater than about 1,000 Degrees Celsius while maintaining the cleaved surface in a hydrogen etchant bearing environment to reduce the predetermined surface roughness value by about fifty percent and greater. Other embodiments include a temperature range from about 900 to about 1,000 Degrees Celsius and greater for silicon. Preferably, the value can be reduced by about eighty or ninety percent and greater, depending upon the embodiment.
Numerous benefits are achieved by way of the present invention over pre-existing techniques. For example, the present invention provides an efficient technique for forming a substantially uniform surface on an SOI wafer. Additionally, the substantially uniform surface is made by way of common hydrogen treatment and etching techniques, which can be found in conventional epitaxial tools. Furthermore, the present invention provides a novel uniform layer, which can be ready for the manufacture of integrated circuits. The present invention also relies upon standard fabrication gases such as HCl and hydrogen gas. In preferred embodiments, the present invention can improve bond interface integrity, improve crystal structure, and reduce defects in the substrate simultaneously during the process. Depending upon the embodiment, one or more of these benefits is present. These and other advantages or benefits are described throughout the present specification and are described more particularly below.
These and other embodiments of the present invention, as well as its advantages and features are described in more detail in conjunction with the text below and attached Figs.
REFERENCES:
patent: 3964957 (1976-06-01), Walsh
patent: 4495219 (1985-01-01), Kato et al.
patent: 4530149 (1985-07-01), Jastrzebski et al.
patent: 4906594 (1990-03-01), Yoneda et al.
patent: 5198071 (1993-03-01), Scudder et al.
patent: 5198371 (1993-03-01), Li
patent: 5213986 (1993-05-01), Pinker et al.
patent: 5374564 (1994-12-01), Bruel
patent: 5427052 (1995-06-01), Ohta et al.
patent: 5494835 (1996-02-01), Bruel
patent: 5518965 (1996-05-01), Menigaux
patent: 5559043 (1996-09-01), Bruel
patent: 5686980 (1997-11-01), Hirayama et al.
patent: 5714395 (1998-02-01), Bruel
patent: 5841931 (1998-11-01), Foresi
patent: 5854123 (1998-12-01), Sato et al.
patent: 5869387 (1999-02-01), Sato et al.
patent: 5887070 (1999-03-01), Goesele et al.
patent: 5966625 (1999-10-01), Zhong et al.
patent: 5968279 (1999-10-01), MacLeish et al.
patent: 6008128 (1999-12-01), Habuka et al.
patent: 905 767 (1999-03-01), None
patent: 0 553 852 (1993-08-01), None
Atkins and Jones, Chemical Principles, The Quest for Insight, W.H. Freeman and Company: N
Kang Sien G.
Malik Igor J.
Bowers Charles
Kielin Erik
Silicon Genesis Corporation
Townsend and Townsend / and Crew LLP
LandOfFree
Surface finishing of SOI substrates using an EPI process does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Surface finishing of SOI substrates using an EPI process, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Surface finishing of SOI substrates using an EPI process will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2456760