Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus access regulation
Reexamination Certificate
1998-07-31
2001-05-29
Etienne, Ario (Department: 2155)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus access regulation
C710S116000, C710S240000
Reexamination Certificate
active
06240479
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates generally to data processing systems, and more particularly to a method for transferring data on a split bus.
BACKGROUND OF THE INVENTION
Many data processing systems include multiple microprocessors, devices, and memories, where each performs transactions using a common set of buses. When the address bus and the data bus are split, it is possible to reorder data to maximize the use of the data bus. In a split transaction bus such as this, the address tenure is the period of time during which the address for a given transaction is valid on the address bus, and the data tenure is the period of time during which data for a given transaction is valid on the data bus. The address tenures are provided in a first order, while the data tenures may be reordered to optimize the transmission of data. This is useful, for example, when a long transaction (i.e. a transaction which requires multiple cycles to perform) is followed by several shorter transactions. As the recipient of the data does not always have access to the reordering scheme, it is necessary to provide a mechanism for identifying the data with its corresponding address.
Some split transaction bus systems use bus protocols having a static tagging mechanism, where an identifier is attached to each address and then a corresponding identifier is attached to each data. Such static tagging methods require a unique tag be broadcast with the address during the address tenure. The tag is then stored by the device which is targeted in the transaction. In some systems the tag is also stored in a system arbitration controller. When the corresponding data is selected the tag is rebroadcast along with the data during the data tenure. In this case, both the address bus and the data bus must be expanded for provision of the tag information. The tag information is provided for a single transaction to both the data source (i.e. the device providing the data) and the data sink (i.e. the device receiving the data).
There is a need for a method of identifying address and data combinations which does not require the additional overhead of providing tag information with the address tenure.
REFERENCES:
patent: 5036456 (1991-07-01), Koegel
patent: 5548795 (1996-08-01), Au
patent: 5699516 (1997-12-01), Sapir et al.
patent: 5778434 (1998-07-01), Nguyen et al.
patent: 5790813 (1998-08-01), Whittaker
patent: 5890222 (1998-07-01), Agarwal et al.
patent: 5901295 (1999-05-01), Yazdy
patent: 5923579 (1999-07-01), Widigen et al.
patent: 6052379 (2000-04-01), Iverson et al.
International Business Machines Corp., “6XX/System Bus Description”, Jan. 15, 1996, Buc Doc. 5.2.1, pp. 1-114.
William R. Bryg et al., “A High Performance, Low-Cost Multiprocessor Bus for Workstations and Midrange Servers”, Feb. 1996 Hewlett-Packard Journal, pp. and “Runway Bus Electrical Design Considerations”, pp. 1-3.
Garcia Michael Julio
Reynolds Brian Keith
Snyder Michael Dean
Todd David William
Clingan, Jr. James L.
Etienne Ario
Motorola Inc.
LandOfFree
Method and apparatus for transferring data on a split bus in... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for transferring data on a split bus in..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for transferring data on a split bus in... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2446048